industry news
Subscribe Now

Alliance releases Envelope Tracking design IP to Members

Cambridge, UK, 27 June 2011 – The OpenET Alliance today released key IP design blocks supporting the implementation of the OpenET Envelope Tracking Interface for free download by new and existing members.

According to Steven Baker of the OpenET Alliance, “Knowledge sharing between members is a key element of our mission to speed adoption of Envelope Tracking as a wideband, power optimisation technology. The value of these first IP blocks alone exceeds the first year’s membership fees for our members.”

The VHDL implementation of the OpenET Interface envelope path is released with a bit exact simulation and a test harness to enable customisation and verification. Separate designs have been released to generate envelope reference data from baseband I/Q data for Infrastructure and Terminal applications. The Infrastructure variant provides a digital envelope output, while the terminal variant is structured to drive a parallel DAC.

The OpenET Alliance has also released a set of W-CDMA, LTE5, LTE10 and LTE20 test waveform definitions for free download by members. These support the repeatable simulation, measurement and comparison of transmitter performance, and are specified for use in popular EDA tools. Eight waveform files are fully defined, spanning a range of modulation types and channel configurations.

About the OpenET Alliance

The OpenET Alliance is a not-for-profit industry organisation with a mission to drive the development and adoption of envelope tracking (ET) power amplification techniques in the cellular and broadcast industries. It promotes the benefits of envelope tracking techniques to relevant industry and consumer audiences, publishes OpenET interface specifications and supports the ecosystem of suppliers needed to create market leading, power efficient products. ET enables significant cost and power reduction by enabling highly efficient broadband RF power amplifiers that can be used in next generation radio transmitters for mobile terminals, cellular base stations and digital broadcast transmitters. For further details and to download membership terms visit www.open-et.org.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
41,962 views