industry news
Subscribe Now

Alliance releases Envelope Tracking design IP to Members

Cambridge, UK, 27 June 2011 – The OpenET Alliance today released key IP design blocks supporting the implementation of the OpenET Envelope Tracking Interface for free download by new and existing members.

According to Steven Baker of the OpenET Alliance, “Knowledge sharing between members is a key element of our mission to speed adoption of Envelope Tracking as a wideband, power optimisation technology. The value of these first IP blocks alone exceeds the first year’s membership fees for our members.”

The VHDL implementation of the OpenET Interface envelope path is released with a bit exact simulation and a test harness to enable customisation and verification. Separate designs have been released to generate envelope reference data from baseband I/Q data for Infrastructure and Terminal applications. The Infrastructure variant provides a digital envelope output, while the terminal variant is structured to drive a parallel DAC.

The OpenET Alliance has also released a set of W-CDMA, LTE5, LTE10 and LTE20 test waveform definitions for free download by members. These support the repeatable simulation, measurement and comparison of transmitter performance, and are specified for use in popular EDA tools. Eight waveform files are fully defined, spanning a range of modulation types and channel configurations.

About the OpenET Alliance

The OpenET Alliance is a not-for-profit industry organisation with a mission to drive the development and adoption of envelope tracking (ET) power amplification techniques in the cellular and broadcast industries. It promotes the benefits of envelope tracking techniques to relevant industry and consumer audiences, publishes OpenET interface specifications and supports the ecosystem of suppliers needed to create market leading, power efficient products. ET enables significant cost and power reduction by enabling highly efficient broadband RF power amplifiers that can be used in next generation radio transmitters for mobile terminals, cellular base stations and digital broadcast transmitters. For further details and to download membership terms visit www.open-et.org.

Leave a Reply

featured blogs
Dec 2, 2024
The Wi-SUN Smart City Living Lab Challenge names the winners with Farmer's Voice, a voice command app for agriculture use, taking first place. Read the blog....
Dec 3, 2024
I've just seen something that is totally droolworthy, which may explain why I'm currently drooling all over my keyboard....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
42,349 views