industry news
Subscribe Now

Networking & Storage Leaders Adopt 100/ 40GNetworking & Storage Leaders Adopt 100/ 40G Ethernet Verification IP from nSys

Newark, CA, February 24, 2010– nSys Design Systems, offering the world’s largest portfolio of Verification IPs, announced their 100/ 40G Ethernet nVS (nSys Verification Suite), which has been successfully deployed by industry leaders across Ethernet applications. 

“The industry leaders who were early adopters, were very happy to see how easily they could create corner cases and find bugs in their DUT. The availability of Compliance Test Suites further accelerated the process of finding bugs without deploying too many resources.” says Jitendra Puri, Engineering Director, nSys. “Our deep understanding of the standards as well as verification methodologies like OVM & VMM, ensured that our customers could leverage advanced features like Constrained Random testing & Coverage Driven Verification easily.” 

The 100/ 40G Ethernet nVS is compliant to IEEE 802.3az. The nVS provides support for GMII & XGMII interfaces. It also has support for XSBI/10GBase-R/KR, XAUI/XGXS/10GBase-X/KX4, XFBI, TBI/KX, SGMII interfaces. It supports Auto-Negotiation (clause 73 & 37), Rate Adaptation (clause 72) & FEC (clause 74). It also provides Link State Fault generation mechanism and ull/ Half (1G) Duplex Flow Control Support. The nVS also supports frame types:  Data, Control Pause & VLAN to frame. 

About Ethernet nVS:  

The Ethernet nVS is a comprehensive Verification IP solution for pre-silicon functional verification of 100/ 40/ 10/ 1G Ethernet interface designs. It consists of Bus Function Model (BFM), Monitor, Assertion-based Checker and Test Suites for Compliance Testing & Functional Coverage. Ethernet nVS is available in native SystemVerilog (OVM/ VMM) & Verilog, with option of Source Code. To learn more, visit www.nsysinc.com/ethernet.htm 

About nSys:

nSys offers the World’s Largest portfolio of Verification IPs for standard interfaces/ protocols such as PCIe Gen3/ Gen2/ Gen1, PCI-X, PCI, SR-IOV, Ethernet (100/ 40/ 10/ 1G), Interlaken, USB 3.0/2.0, SATA 3.0, SAS, ATAPI, AXI, APB, AHB, DDR3/2… Each nVS consists of BFM, Monitors, Assertion-based Checkers and Test Suites for Compliance Testing & Functional Coverage. All nVS are available in native Verilog & SystemVerilog (OVM/ VMM), with option of Source Code. The nVS family of VIPs is integrated to work with popular languages, like ‘e’, SystemC, OpenVera and VHDL on all commonly used simulators and platforms. nSys also offers Verification Services like Independent Verification Services, SystemVerilog Migration and Verification Consulting. For more information, please visit www.nsysinc.com

Leave a Reply

featured blogs
May 21, 2025
The term "brassed off"'”an informal British idiom meaning annoyed, fed up, or unhappy'”reflects a kind of period-specific British vernacular that has faded in modern times...

featured paper

How Google and Intel use Calibre DesignEnhancer to reduce IR drop and improve reliability

Sponsored by Siemens Digital Industries Software

Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance.

Click here for more information

featured chalk talk

Wi-Fi Locationing: Nordic Chip-to-Cloud Solution
Location services enable businesses to gather valuable location data and deliver enhanced user experiences through the determination of a device's geographical position, leveraging specific hardware, software, and cloud services. In this episode of Chalk Talk, Amelia Dalton and Finn Boetius from Nordic Semiconductor explore the benefits of location services, the challenges that WiFi based solutions can solve in this arena, and how you can take advantage of Nordic Semiconductor’s chip-to-cloud locationing expertise for your next design.
Aug 15, 2024
59,661 views