fish fry
Subscribe Now

V for Verification

DVCon 2012 Breakdown

Welcome to the soothing waters of verification. Jump right in, the water is warm! This week’s Fish Fry is all about design verification and DVCon 2012. I sift through all of the details of this year’s show: the keynote, the various announcements unveiled at the show, the happy hour expo show hours and even the eerie decor of the Doubletree Hotel.  In a special DVCon interview double header I chat with both Shakeel Jeeawoody (Blue Pearl Software) about getting your constraints right for HDL-based designs, and I also chat with Anupam Bakshi (CEO – Agnisys) about how Agnisys is attacking a brand new part of the EDA/verification market. 

I also have yet another ultra fantastic MAX V CPLD Development kit (courtesy of Altera) to give away this week, but you’ll have to tune in to find out how to win.

 

Watch Previous Fish Frys

Fish Fry Links – March 2, 2012

More information about DVCon 2012

More information about Blue Pearl Software

Blue Pearl Announces Release 6.0 of EDA Software Suite

More information about Agnisys

Agnisys offers free Register Generator for UVM

More information about Altera’s MAX V CPLD Development Kit

Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Sean Dart, CEO – Forte Design Systems

Kapil Shankar, Former CEO – SiliconBlue

Andy Pease, CEO – QuickLogic

Rajeev Madhavan, Former CEO – Magma 

Paul Kocher, President – Cryptography Research Inc.


Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
22,847 views