EEJournal

fish fry
Subscribe Now
August 5, 2011

Everything is Fair in Love and EDA

Bruggeman Exits Cadence and Forte Makes a Claim for High Level Synthesis
by Amelia Dalton

In this week’s Fish Fry, I interview Sean Dart (Forte Design Systems CEO) about where he sees the future of SoC design and how high level synthesis will play a part in the years to come. 

I also try to sort through the details of John Bruggeman’s recent departure from Cadence Design Systems as Chief Marketing Officer and investigate how this shift will affect the future of Cadence’s EDA360 manifesto.

I have a DE0-Nano Development Board to give out this week, but you’ll have to tune in to find out how to win.

If you like this new series be sure to drop a comment in the box below.

 

Watch Previous Fish Frys

Fish Fry Links – August 5, 2011

Bryon Moyer’s blog post on EDA360 

Forte Design Systems

Verific Design Automation

Time Travel Not Possible 

DE0-Nano Development Board

More Fish Fry Executive Interviews

Moshe Gavrielov, CEO – Xilinx

John Bruggeman, Former CMO – Cadence Design Systems

Darrin Billerbeck, CEO – Lattice Semiconductor

Lauro Rizzatti, Vice President of Marketing, EVE

Bill Neifert, CTO – Carbon Design Systems

Leave a Reply

featured blogs
MaxLinear Is Staying at the Forefront of Connectivity Solutions with Cadence
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
More from Cadence...
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Portenta C33
Sponsored by Mouser Electronics and Arduino and Renesas
In this episode of Chalk Talk, Marta Barbero from Arduino, Robert Nolf from Renesas, and Amelia Dalton explore how the Portenta C33 module can help you develop cost-effective, real-time applications. They also examine how the Arduino ecosystem supports innovation throughout the development lifecycle and the benefits that the RA6M5 microcontroller from Renesas brings to this solution.  
Click here for more information about Arduino Portenta C33 System-on-Module
Nov 8, 2023
21,736 views