editor's blog
Subscribe Now

Precipitating Out of the Cloud

Today we took a look at Vector Fabric’s new Pareon tool for parallelizing embedded code, and one of the things that makes it different from their prior tools is that they are no longer offering it in the cloud.

Vector Fabrics was one of the earlier tool vendors to make use of the cloud. Unlike some companies, they used the cloud as their only delivery mechanism. The entire tool GUI was a FLEX application executing in a browser.

But with Pareon, they’ve decided to revert to a more traditional delivery model (while keeping the GUI as is). And this is where you might automatically think, “Aha! See? No one wants to upload their crown jewels to the cloud!”

Well, there is still an element of that going on: some companies do indeed still have an issue with security. But the main drivers of their decision actually have nothing to do with that, and are very specific to their particular situation.

The biggest issue related to having libraries available in the cloud. It’s easy to analyze code in isolation if it doesn’t use any library calls. Not much code really works that way, however, meaning that, in addition to uploading your own program, you would need to upload libraries as well. This was a pain.

In order to minimize that, some people would isolate parts of their program for uploading to minimize their library call exposure. This was also a tough problem.

Things got even tougher when trying to support C++ because there are so many libraries. So, bringing things out of the cloud eliminates the issue entirely. It’s probably fair to say that the decision made it practical for them to claim support for C++.

The other issue that contributed was the simple fact that none of the other tools in the design environment were in the cloud. So there was this one piece of the tool chain in the cloud, outside the IDE; that can be a harder sell.

They do still see value having it in the cloud for things like training, for example, but, for mainstream use, Pareon will be executing locally, within users’ IDE.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
26,679 views