editor's blog
Subscribe Now

Xtreme Update

We recently looked at a novel approach used by Xtreme to generate enough photons for EUV lithography. Just last week, there was a meeting of EUV folks to update their latest results.  I talked with Olivier Semprez about what Xtreme reported.

The goal here is to provide enough power to process 60 wafers/hr. That comes to 100 W with at least a 60% duty cycle.

The duty cycle issue comes from the logistics of exposing wafers. The scanner will scan across a wafer while exposing, and then will need to move to a new row, or perhaps a new wafer. The photons can be “blanked” during those transitions (and probably should be – any power used during that time is wasted). So the duty cycle refers to the amount of time that the source is on vs. blanked, and the goal is that the source be able to sustain a 60% duty cycle.

It turns out that, while LPP has some specific issues that require giving the source a break every now and then, the LDP setup can run continuously for hours if needed. So duty cycle isn’t an issue.

Specifically, they achieved 30 W at 100% duty cycle. They also got to 37% with a 50% duty cycle. Whoa! Wait, I thought we just said duty cycle doesn’t matter for them? Well, it doesn’t as far as photon generation goes. Apparently, it does matter as far as measuring them goes – they have to give the sensors a break so they don’t burn them out.

They’ve also found that the stability of the delivered dose is within specifications.

Meanwhile, they’re planning a demonstration of 50 W by the end of the year.

Of course, an obvious question is, how are they going to get from 30 to 100 W? There are three elements to that:

  • Faster laser pulsing (which also means running the wheels faster to replenish the tin more quickly)
  • A higher power supply
  • Better cooling, although apparently the current cooling setup should be sufficient to get to 100 W; at some point, if they want to exceed that, they’ll need to make some changes.

Of course, they’ll also need to figure out how to measure this…

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Enabling the Evolution of E-mobility for Your Applications
The next generation of electric vehicles, including trucks, buses, construction and recreational vehicles will need connectivity solutions that are modular, scalable, high performance, and can operate in harsh environments. In this episode of Chalk Talk, Amelia Dalton and Daniel Domke from TE Connectivity examine design considerations for next generation e-mobility applications and the benefits that TE Connectivity’s PowerTube HVP-HD Connector Series bring to these designs.
Feb 28, 2024
9,076 views