editor's blog
Subscribe Now

Cavium’s Comms Integration

Communications chips have typically been dedicated to a specific piece of the complicated comms technology puzzle everywhere except in handsets, where space drives integration. But now, pieces that used to reside in separate chips are starting to come together. We saw that recently with Netlogic, and now Cavium has declared further integration in their just-announced OCTEON Fusion family, albeit for a different application: a “base station on a chip.”

It combines their MIPS-based multicore architecture with baseband DSP cores, hardware accelerators for LTE/3G functions, and their digital front end.

The idea here is not so much to shrink traditional base stations, but rather to simplify the creation and deployment of the base stations for the smaller cells that are starting to proliferate in densely populated areas and even inside buildings: the so-called micro-, pico-, and femtocells. In other words, smaller cells should have smaller base stations. (Who wants a big cabinet in their house just to fix the crappy cell coverage in the neighborhood?)

When you look up the definitions of what distinguishes these three categories of cell from standard (macro-) cells and from each other, you’ll typically see definitions that relate to the size of the cell. Which mostly determines signal power, really. When it comes to the amount of processing power you need, it’s the number of calls or users you’re handling that matters.

So I asked Cavium how they define these cells in terms of user load, and they identified the four following categories:

–          Microcell: 256+ users

–          Picocell: 128+ users

–          Enterprise femtocell: 32-64 users

–          Home femtocell: 4 users

They address these with three family members: the CNF7120 for 64 users; the CNF7130 for 256 users, and the CNF7280 for 300+ users.

More info in their press release

Leave a Reply

featured blogs
Apr 26, 2024
Biological-inspired developments result in LEDs that are 55% brighter, but 55% brighter than what?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Achieving High Power Density with IGBT and SiC Power Modules
Sponsored by Mouser Electronics and Infineon
Recent trends in the inverter market have made high power density, scalability, and ease of assembly more important than ever before. In this episode of Chalk Talk, Amelia Dalton and Abraham Markose from Infineon examine how Easy & Econo power modules from Infineon can help solve common inverter design requirements. They explore the benefits and construction of these modules and how you can take advantage of them in your next design.
May 19, 2023
37,863 views