editor's blog
Subscribe Now

Layering On

A long time ago we took a look at MRAM technology, and Crocus was one of the companies in play. Well, it’s been quiet since then. Lots of exotic memory ideas come in with a bang and quietly exit stage left at some point. Was MRAM going to be one of them?

Well, apparently not. At least not until Crocus finds a way to burn through a new $300M round of funding. For those of you struggling to get a measly $5M eleemosynary handout for a software venture, you’ve got to be shaking your head.

Of course, you know that that kind of money must involve capital, most likely a factory. And, in fact, the idea is to set up a back-end fab in Russia to add layers to standard CMOS wafers: those added layers will implement the magnetics (much the way a CMOS-last MEMS process builds on a pre-processed CMOS wafer). According to Crocus’s Barry Hoberman, there are three extra layers needed for the magnetics, plus one more metal/via layer.

The 90-/65-nm line should let them get up to 1G memories, perhaps beyond.

More funding details in their release

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
7,425 views