industry news
Subscribe Now

IEEE Releases the Accellera SystemC AMS Standard as IEEE 1666.1™-2016

Elk Grove, Calif., May 3, 2016– Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that SystemC AMS (Analog/Mixed Signal) has been released by the IEEE Standards Association (IEEE-SA) as IEEE 1666.1™-2016. It is available for download at no charge under the Accellera-sponsored IEEE Get Program.   

About SystemC AMS

The SystemC AMS standard provides unique capabilities for the design and modeling of analog/mixed-signal applications at higher levels of design abstraction. The SystemC AMS extensions define a uniform and standardized modeling approach that can be used in combination with digitally-oriented SystemC-based design methods, supporting a design refinement methodology for functional modeling, architecture exploration, and virtual prototyping of embedded analog/mixed-signal systems.

“We are very proud of the efforts of the SystemC AMS Working Group in getting the standard to this significant milestone,” commented Shishpal Rawat, chair of Accellera. “The SystemC AMS language standard is the result of years of active development and use, and as it transitions to IEEE 1666.1-2016, we look forward to its continued adoption worldwide under the IEEE Get Program.”

“Standards help to accelerate innovation and product development,” stated Konstantinos Karachalios, managing director of IEEE-SA. “As an international organization, we are committed to developing and making available standards that benefit the worldwide electronics industry. As part of our partnership with Accellera, we are pleased to release IEEE 1666.1-2016 under the Accellera-sponsored IEEE Get Program to maximize its adoption within the design automation industry.”

Since its inception in 2010, the Accellera-sponsored IEEE Get Program has resulted in more than 60,000 downloads, providing no-cost access of electronic design and verification standards to engineers and chip designers worldwide. The IEEE-SA and Accellera recently extended their partnership for an additional 10 years to include a total of 10 standards, with IEEE 1666.1-2016 being the first addition under the expanded agreement.IEEE 1666.1™-2016 is available for download at no cost. 

About Accellera Systems Initiative

Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are:  ARM, Cadence, Mentor Graphics and Synopsys.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Electrical Connectors for Hermetically Sealed Applications
Sponsored by Mouser Electronics and Bel
Many hermetic chambers today require electrical pathways to provide internal equipment with power, data or signals, or to receive data and signals from equipment within the chamber. In this episode of Chalk Talk, Amelia Dalton and Brad Taras from Cinch Connectivity Solutions explore the role that seals and connectors play in the performance of hermetic chambers. They examine the methodologies to determine hermetic seal leaks, the benefits of epoxy hermetic seals, and how Cinch Connectivity’s epoxy-based seals and hermetic connectors can add value to your next design.
Aug 22, 2023
30,268 views