industry news
Subscribe Now

Altera SoC FPGA technology demonstrations showcase the future of embedded designs

Embedded World, 23 – 25 February 2016 – Hall 5, Stand 280

San Jose, Calif., —Friday 12 February, 2016— Altera, now a part of Intel Corporation, today announced its participation at Embedded World 2016 during which the company will showcase a range of Altera and partner technology demonstrations at their stand in Hall 5.  These will include a wide range of applications including industrial automation for smart factory “Industry 4.0”, SIL3 functional safety, Qt5.x/OpenGL compliant graphics cores, real-time optical character recognition, video/vision processing and analytics. In addition, there will be a demonstration of an ADAS stereo vision video analytics application at the Intel stand in Hall 1, stand 338.

In collaboration with partner Exor International, the smart factory exhibit will focus on enablement for the Industrial Internet of Things (IIoT) and will feature multiple single-chip high-end programmable logic controllers linked via an Industrial Ethernet interfaces and a Time Sensitive Network (802.1 TSNn) using IP from another Altera partner TTTech.

The real-time optical character recognition demo uses a low-cost machine vision camera connected directly to an Altera SoC FPGA device to receive data from a sensor, pipe it directly to memory and format it in such a way that it can be read from a Linux video application running on the SoC’s ARM processor. The Halcon software library is used to recognize hand written characters in the image.

Partner TES Electronic Solutions GmbH will demonstrate their D/AVE NX core solution that provides HMI framework support such as Qt 5.x, WebGL (HTML5) and Android on Altera Cyclone V, Arria 10 and Stratix 10 SoC devices. The set-up will preview D/AVE NX capabilities and a Qt user interface with a native OpenGL ES 2.0 application.

On Wednesday 24th February at 4pm (Workshop session 22), Altera’s partner Yogitech will be presenting a paper titled “Providing Functional Safety and Security for Multicore Systems”. This will introduce the requirements of functional safety standards related to multicore applications, IEC 61508, ISO 26262 and the upcoming ISO 19451 (the outcome of ISO 26262 semiconductor working group). This presentation, and their demonstration on the Altera stand, features Yogitech IP that allows users to design dual core lockstep Nios II processor systems.

More information on Altera’s technology and partner demonstrations at Embedded World together with a link to register for a free visitor pass to the event can be found here.  https://www.altera.com/events/europe/evt-embedded-world.html

About Intel

Intel (NASDAQ: INTC) is a world leader in computing innovation. The company designs and builds the essential technologies that serve as the foundation for the world’s computing devices. As a leader in corporate responsibility and sustainability, Intel also manufactures the world’s first commercially available “conflict-free” microprocessors. Additional information about Intel is available at newsroom.intel.com and blogs.intel.com, and about Intel’s conflict-free efforts at conflictfree.intel.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
24,887 views