industry news
Subscribe Now

Synopsys Achieves Certification from Multiple Standards Organizations for Portfolio of IP on TSMC 16-nm FinFET Plus Process

MOUNTAIN VIEW, Calif., July 29, 2015 /PRNewswire/ —

Highlights:

  • USB femtoPHY IP cuts area by 50 percent and incorporates power down and low-power features for extended battery life
  • PCI Express 3.1 IP solution with chip-to-chip, backplane and port-side interfaces targets high-performance applications and supports low active and standby power
  • HDMI 2.0 IP enables 4K resolution at a 60 Hz frame rate and supports the HDMI 2.0a specification for enhanced image quality
  • MIPI D-PHY IP cuts area and power by 50 percent and increases performance to 2.5 Gbps per lane for display and camera applications
  • SATA IP supports up to 6 Gbps data transfer speeds and delivers a cost-effective and low-power solution

Synopsys, Inc. (Nasdaq:SNPS), today announced that it has achieved certification and compliance from multiple standard organizations  for a broad range of DesignWare® IP on the TSMC 16-nm FinFET Plus (16FF+) process including USB 2.0 and USB 3.0PCI Express® 3.1, HDMI 2.0, MIPI® D-PHYSM and Serial ATA (SATA™) IP solutions. The IP have passed all the required tests for certification and compliance through independent authorized test centers sponsored by USB-IF, PCI-SIG Interoperability Workshops, HDMI Licensing, LLC and SATA-IO standards organizations. By achieving certification of its DesignWare IP, Synopsys gives designers confidence that the IP is interoperable and functions as expected in the TSMC 16FF+ process.

“Synopsys’ availability of Certified DesignWare IP on TSMC’s 16FF+ process further demonstrates its commitment to providing high-quality IP solutions that help designers speed development of SoCs on TSMC’s advanced FinFET processes,” said Suk Lee, TSMC senior director, design infrastructure marketing division. “With silicon-proven DesignWare IP for TSMC’s 16FF+ process technology, designers can benefit from the performance, power and area advantages of our process while reducing integration risk and delivering differentiated products to the market faster.”

“As a member of USB-IF for close to 20 years, Synopsys continues to actively drive and promote the adoption of the USB interface,” said Jeff Ravencraft, USB-IF president and chief operating offficer (COO). “The certification of the Synopsys DesignWare IP for USB demonstrates that it meets all interoperability tests and functions as expected, enabling designers to integrate the USB interface into their SoCs with confidence.”

“We are pleased that Synopsys’ DesignWare IP for PCIe 3.1 technology has passed compliance testing,” said Al Yanes, PCI-SIG chairman and president. “Companies such as Synopsys that participate in PCIe compliance testing help ensure interoperability, contribute to the continued expansion of the PCIe ecosystem and ultimately increase I/O performance for the next-generation of devices.”

“Synopsys’ DesignWare HDMI IP solution passed the stringent requirements of the HDMI 2.0 Compliance Test Specification at the GRL-Philips Authorized Test Center,”  said Quintin Anderson, co-founder and chief operating officer at Granite River Labs. “Passing compliance gives designers confidence that the HDMI IP in the TSMC 16FF+ process is robust and interoperable, while supporting the latest functionalities of the HDMI 2.0 standard.”

“Synopsys has been an active member of the MIPI Alliance working groups for over 10 years, contributing to the development and driving the adoption of MIPI specifications,” said Joel Huloux, chairman of the board of MIPI Alliance. “Synopsys helps designers integrate IP that is compliant to the D-PHY v1.2 specification into their SoCs for high-end mobile, consumer and automotive image sensor and display applications with less risk.”

“The DesignWare SATA IP has successfully passed the SATA-IO’s extensive interoperability test program,” said John Calvin, chairman, SATA-IO Interoperability Working Group. “Designers can confidently work with this product knowing that it adheres to the SATA specification and meets interoperability requirements for successful SoC integration.”

“With more than 45 FinFET tapeouts to date, Synopsys makes significant investments in delivering certified and compliant IP to help designers reduce their integration risk,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “The certification of DesignWare IP for USB, PCI Express technology, HDMI, MIPI and SATA on the TSMC 16FF+ process underscores our commitment to providing high quality, interoperable IP that enable designers to meet their schedule goals and achieve first-pass silicon success.”

Availability

 

The DesignWare Controller, PHY and Verification IP for USB, PCI Express technology, HDMI, SATA and MIPI D-PHY IP on the TSMC 16FF+ process are available now.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
15,625 views