industry news
Subscribe Now

GLOBALFOUNDRIES and Cadence Deliver First SoC Enablement Solution Featuring ARM Cortex-A17 Processor in 28nm-SLP Process

SAN JOSE, Calif., 17 Dec 2014 – Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, and GLOBALFOUNDRIES, a leading provider of advanced semiconductor manufacturing technology, today announced the delivery of quad-core silicon built around the ARM® Cortex®-A17 processor implemented using GLOBALFOUNDRIES’ 28nm Super Low Power (28nm-SLP) process with High-k Metal Gate (HKMG) technology. GLOBALFOUNDRIES utilized Cadence® tools exclusively to achieve 2.0GHz processor performance at typical operating conditions, which matched pre-silicon design performance predicted by Cadence Tempus™ Timing Signoff Solution analysis. 

The Cadence tools used in this successful design include Encounter® Digital Implementation System, Encounter RTL Compiler, Quantus™ QRC Extraction Solution, Tempus Timing Signoff Solution, Encounter Conformal® Equivalence Checker, Physical Verification System and Litho Physical Analyzer. The flow incorporated physical IP technology from the ARM POP™ IP suite to leverage the full performance range of the 28nm-SLP process. 

Based on the success of this design, Cadence and GLOBALFOUNDRIES have also completed the tapeout of a second chip using the latest ARM Cortex-A17 processor RTL, achieving a 23 percent single-core area reduction versus the previous tapeout, while meeting the 2.0GHz maximum frequency signoff target. The second tapeout included the full suite of ARM POP IP, including the optimized memory instances for Cortex-A17. In addition, the Cadence Voltus™ IC Power Integrity solution was used throughout the design of the next-generation quad-core tapeout to guide and validate the power grid and enable the implementation of advanced power shutoff technologies. Encounter Conformal Low Power was used to verify the power-intent specification for the design. 

“Silicon to simulation correlation at 2.0GHz performance further validates the maturity of our 28nm-SLP process, which continues to deliver silicon-proven performance and power targets our high-volume mid-range mobile customers demand,” said Gregg Bartlett, senior vice president, Product Management Group at GLOBALFOUNDRIES. “We collaborated closely with Cadence and ARM to deliver these designs using our 28nm-SLP process, and our customers can reap the benefits when using the ARM Cortex-A17 processor and the Cadence design flow.” 

“SoCs based on the ARM Cortex-A17 processor deliver premium cost-optimized performance for multiple devices including mainstream mobile and other consumer products that take advantage of the millions of software applications designed for 32-bit ARM-based cores,” said Dipesh Patel, executive vice president and general manager, physical design group, ARM. “The Cortex-A17 core is purpose-built for high performance within thermally restricted devices, and the partnership between ARM, Cadence and GLOBALFOUNDRIES enables designers to use it to meet an array of complex requirements. We also expect it to drive innovation in new applications such as high-end wearables.” 

“The full Cadence suite with integrated signoff enabled GLOBALFOUNDRIES to deliver working silicon with high accuracy,” said Anirudh Devgan, senior vice president, Digital and Signoff Group, Cadence. “GLOBALFOUNDRIES can now offer an efficient process with an integrated Cadence flow that can allow designers to bring low-power, high-performance designs to the market within tight windows.” 

GLOBALFOUNDRIES’ 28nm-SLP technology is ideally suited for the next generation of mobile devices and low power Internet of Things (IoT) solutions, enabling designs with faster processing speeds, smaller feature sizes, lower standby power and longer battery life. The technology is based on GLOBALFOUNDRIES’ “Gate First” approach to HKMG, which has been in volume production for nearly four years. The technology offers a combination of performance, power efficiency and cost that is ideally suited for the mobile and IoT market.

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com

About GLOBALFOUNDRIES

GLOBALFOUNDRIES is the world’s first full-service semiconductor foundry with a truly global footprint. Launched in March 2009, the company has quickly achieved scale as the second largest foundry in the world, providing a unique combination of advanced technology and manufacturing to more than 160 customers. With operations in Singapore, Germany and the United States, GLOBALFOUNDRIES is the only foundry that offers the flexibility and security of manufacturing centers spanning three continents. The company’s three 300mm fabs and five 200mm fabs provide the full range of process technologies from mainstream to the leading edge. This global manufacturing footprint is supported by major facilities for research, development and design enablement located near hubs of semiconductor activity in the United States, Europe and Asia. GLOBALFOUNDRIES is owned by Mubadala Development Company. For more information, visit www.globalfoundries.com.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Accessing AWS IoT Services Securely over LTE-M
Developing a connected IoT design from scratch can be a complicated endeavor. In this episode of Chalk Talk, Amelia Dalton, Harald Kröll from u-blox, Lucio Di Jasio from AWS, and Rob Reynolds from SparkFun Electronics examine the details of the AWS IoT ExpressLink SARA-R5 starter kit. They explore the common IoT development design challenges that AWS IoT ExpressLink SARA-R5 starter kit is looking to solve and how you can get started using this kit in your next connected IoT design.
Oct 26, 2023
24,683 views