industry news
Subscribe Now

Tanner EDA Announces All-New Digital Place and Route Tool in Release v16.1 of HiPer Silicon Design Suite

MONROVIA, California – April 16, 2014 – Tanner EDA, the catalyst for innovation and leader for design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and (ASICs), has released version 16.1 of the company’s HiPer Silicon™ design suite, including an all-new digital place and route tool, HiPer P&R™. HiPer P&R is optimized for the needs of big-Analog/little-Digital mixed signal designs on typical analog process nodes. The new addition HiPer P&R completes Tanner EDA’s end-to-end flow for analog/mixed signal designs.

HiPer P&R features:

  • Cost-effective, integrated digital place and route tool for mixed-signal designs
  • Clock tree synthesis
  • SDF timing extraction.
  • Support for standard digital formats, including LEF/DEF, Liberty, Verilog, and SDF

“Tanner EDA users that are developing mixed-signal ICs, or doing large chip assembly projects, can now use HiPer P&R to cost-effectively implement their designs in-house. With no hard limits on gate count, design size or interconnect layers, HiPer P&R is integrated into the L-Edit SDL flow, providing tremendous flexibility and user control at every step of the process,” said Massimo Sivilotti,  Tanner EDA’s CTO and head of engineering. “By using industry standard input and output formats, HiPer P&R leverages foundry-provided PDKs, and can be easily integrated into existing toolflows.” 

Pricing and Availability

HiPer P&R v16.1 is available for the Windows® and Linux® operating systems. For additional information, visit the Tanner EDA website atwww.tannereda.com, contact Tanner EDA Sales by phone (626-471-9701), or email salesw@tannereda.com.

About Tanner EDA

Tanner EDA provides a complete line of EDA software solutions that drive innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity. Tanner EDA is the price/performance leader and the industry alternative for a complete design flow, improving total cost of ownership (TCO) and reducing EDA tool expense for its global customers. Capability and performance are matched by unparalleled customer support as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

High Voltage Stackable Dual Phase Constant On Time Controllers - Microchip and Mouser
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Chris Romano from Microchip and Amelia Dalton discuss the what, where, and how of Microchip’s high voltage stackable dual phase constant on time controllers. They investigate the stacking capabilities of the MIC2132 controller, how these controllers compare with other solutions on the market, and how you can take advantage of these solutions in your next design.
May 22, 2023
39,797 views