industry news
Subscribe Now

Lattice Semiconductor and Aptina Announce Dual Image Sensor Stereo Camera Reference Design for CES 2012

HILLSBORO, OR -JANUARY 5, 2012 – Lattice Semiconductor Corporation (NASDAQ: LSCC), in collaboration with Aptina, today announced that it will be demonstrating a low cost, dual image sensor design at the Consumer Electronics Show (CES) in Las Vegas, January 10-13, 2012.  Lattice’s private hospitality meeting suite will be located in the Las Vegas Hilton, North Hall, 28th Floor, Suite 127.   

The dual image sensor design utilizes two Aptina MT9M024/MT9M034 720P image sensors and combines the image into a single bus on which an ISP (Image Signal Processor) can operate.  The output stream can be used to implement 3D stereoscopic video or for other multi-camera applications.  The low cost of the solution enables other consumer applications such as automotive black box drive recorders and surround view cameras.  The low cost, low power Lattice MachXO2™ PLD and a small SDRAM chip implement the necessary logic and frame buffering that allow the two image sensors to be merged into one ISP bus. 

Cliff Cheng, Senior Business Development Marketing Manager for Aptina, said, “This is the latest design in which we have collaborated with Lattice Semiconductor.  Their use of the HiSPi protocol further expands the markets for our very popular HD WDR sensors that are used in smart camera and 3D depth sensing camera.”    

“We are pleased to offer this dual image sensor design, which allows ISP vendors to quickly offer multiple camera solutions for the consumer market,” said Ted Marena, Director of Business Development for Lattice.  “By leveraging the Aptina HiSPi (High speed Serial Pixel interface) bus of the MT9M024/MT9M034, we were able to select a smaller I/O package for the Lattice MachXO2 device, which helped lower the cost.”  

Visitors to the Lattice suite at CES can see a demonstration of the dual sensor design.  Because the MachXO2 device is programmable, many other dual camera implementations are also possible.    Visitors will have the opportunity to speak directly with Lattice senior executives and technical specialists about their own design requirements.  

To register for a specific time to visit with Lattice and discuss your specific design challenges, email CES@latticesemi.com

About Aptina

Aptina is a global provider of CMOS imaging solutions that enable Imaging Everywhere™.  Using performance enhancing technologies like Aptina A-Pix™, DR-Pix™ and award winning MobileHDR™, Aptina has created a market-leading portfolio of image sensor products found in leading consumer electronics like smartphones, tablets, laptops, digital and video cameras, as well as applications in surveillance, automotive, medical, video conferencing, and gaming. Aptina drives innovation in the market with industry recognized products like the AR0331 surveillance image sensor and the 16MP APS-C DSLR sensor.  Privately held, Aptina’s investors include Riverwood Capital, TPG Capital and Micron Technology.  For additional information on Aptina visit www.aptina.com or subscribe to the latest news from Aptina by copying the Aptina RSS feed into your favorite RSS reader.

About Lattice Semiconductor

Lattice is the source for innovative FPGAPLD and programmable Power Managementsolutions.  For more information, visit www.latticesemi.com.Follow Lattice via FacebookRSS and Twitter

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Peak Power Introduction and Solutions
Sponsored by Mouser Electronics and MEAN WELL
In this episode of Chalk Talk, Amelia Dalton and Karim Bheiry from MEAN WELL explore why motors and capacitors need peak current during startup, the parameters to keep in mind when choosing your next power supply for these kind of designs, and the specific applications where MEAN WELL’s enclosed power supplies with peak power would bring the most benefit.
Jan 22, 2024
14,405 views