industry news
Subscribe Now

Alliance releases Envelope Tracking design IP to Members

Cambridge, UK, 27 June 2011 – The OpenET Alliance today released key IP design blocks supporting the implementation of the OpenET Envelope Tracking Interface for free download by new and existing members.

According to Steven Baker of the OpenET Alliance, “Knowledge sharing between members is a key element of our mission to speed adoption of Envelope Tracking as a wideband, power optimisation technology. The value of these first IP blocks alone exceeds the first year’s membership fees for our members.”

The VHDL implementation of the OpenET Interface envelope path is released with a bit exact simulation and a test harness to enable customisation and verification. Separate designs have been released to generate envelope reference data from baseband I/Q data for Infrastructure and Terminal applications. The Infrastructure variant provides a digital envelope output, while the terminal variant is structured to drive a parallel DAC.

The OpenET Alliance has also released a set of W-CDMA, LTE5, LTE10 and LTE20 test waveform definitions for free download by members. These support the repeatable simulation, measurement and comparison of transmitter performance, and are specified for use in popular EDA tools. Eight waveform files are fully defined, spanning a range of modulation types and channel configurations.

About the OpenET Alliance

The OpenET Alliance is a not-for-profit industry organisation with a mission to drive the development and adoption of envelope tracking (ET) power amplification techniques in the cellular and broadcast industries. It promotes the benefits of envelope tracking techniques to relevant industry and consumer audiences, publishes OpenET interface specifications and supports the ecosystem of suppliers needed to create market leading, power efficient products. ET enables significant cost and power reduction by enabling highly efficient broadband RF power amplifiers that can be used in next generation radio transmitters for mobile terminals, cellular base stations and digital broadcast transmitters. For further details and to download membership terms visit www.open-et.org.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

Why Wiwynn Energy-Optimized Data Center IT Solutions Use Cadence Optimality Explorer

Sponsored by Cadence Design Systems

In the AI era, as the signal-data rate increases, the signal integrity challenges in server designs also increase. Wiwynn provides hyperscale data centers with innovative cloud IT infrastructure, bringing the best total cost of ownership (TCO), energy, and energy-itemized IT solutions from the cloud to the edge.

Learn more about how Wiwynn is developing a new methodology for PCB designs with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Intel AI Update
Sponsored by Mouser Electronics and Intel
In this episode of Chalk Talk, Amelia Dalton and Peter Tea from Intel explore how Intel is making AI implementation easier than ever before. They examine the typical workflows involved in artificial intelligence designs, the benefits that Intel’s scalable Xeon processor brings to AI projects, and how you can take advantage of the Intel AI ecosystem to further innovation in your next design.
Oct 6, 2023
26,578 views