fresh bytes
Subscribe Now

Memory reformat planned for Opportunity Mars rover

mars-merb-aug-10-2014-lg.jpg

An increasing frequency of computer resets on NASA’s Mars Exploration Rover Opportunity has prompted the rover team to make plans to reformat the rover’s flash memory. The resets, including a dozen this month, interfere with the rover’s planned science activities, even though recovery from each incident is completed within a day or two.

Flash memory retains data even when power is off. It is the type used for storing photos and songs on smart phones or digital cameras, among many other uses.

Individual cells within a flash memory sector can wear out from repeated use. Reformatting clears the memory while identifying bad cells and flagging them to be avoided.
via Mars Daily

Continue reading 

Image: NASA’s Mars rover Opportunity captured this view southward just after completing a 338-foot (103-meter) southward drive, in reverse, on Aug. 10, 2014. The foreground of this view from the rover’s Navcam includes the rear portion of the rover’s deck. The ground beyond bears wind-blown lines of sand. Image courtesy NASA/JPL-Caltech.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Achieving Reliable Wireless IoT
Wireless connectivity is one of the most important aspects of any IoT design. In this episode of Chalk Talk, Amelia Dalton and Brandon Oakes from CEL discuss the best practices for achieving reliable wireless connectivity for IoT. They examine the challenges of IoT wireless connectivity, the factors engineers should keep in mind when choosing a wireless solution, and how you can utilize CEL wireless connectivity technologies in your next design.
Nov 28, 2023
21,612 views