fresh bytes
Subscribe Now

Memory reformat planned for Opportunity Mars rover

mars-merb-aug-10-2014-lg.jpg

An increasing frequency of computer resets on NASA’s Mars Exploration Rover Opportunity has prompted the rover team to make plans to reformat the rover’s flash memory. The resets, including a dozen this month, interfere with the rover’s planned science activities, even though recovery from each incident is completed within a day or two.

Flash memory retains data even when power is off. It is the type used for storing photos and songs on smart phones or digital cameras, among many other uses.

Individual cells within a flash memory sector can wear out from repeated use. Reformatting clears the memory while identifying bad cells and flagging them to be avoided.
via Mars Daily

Continue reading 

Image: NASA’s Mars rover Opportunity captured this view southward just after completing a 338-foot (103-meter) southward drive, in reverse, on Aug. 10, 2014. The foreground of this view from the rover’s Navcam includes the rear portion of the rover’s deck. The ground beyond bears wind-blown lines of sand. Image courtesy NASA/JPL-Caltech.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 25, 2024
See how the UCIe protocol creates multi-die chips by connecting chiplets from different vendors and nodes, and learn about the role of IP and specifications.The post Want to Mix and Match Dies in a Single Package? UCIe Can Get You There appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
11,198 views