fish fry
Subscribe Now

Reducing the Odds of Failure

Creating High-Integrity, Reliable Software with AdaCore

In today’s high-reliability embedded systems, failure is not an option. Not only is failure not an option, a bug in the software could result in catastrophic consquences. In this week’s episode of Fish Fry, we tackle these very issues with Quentin Ochem from AdaCore. Quentin and I discuss the myriad of challenges surrounding high-integrity, high-reliability software development, the benefits of AdaCore’s GNAT Pro software development suite, and how AdaCore’s GNAT Pro was used in the ExoMars program. Also this week, I unveil the winners of this year’s “Make It With Ada” contest and explain why having a solid strategy for signal integrity is crucial to your next system design.


 

Download this episode (right click and save)

Links for December 2, 2016

More information about AdaCore

Winners Announced for First Annual “Make with Ada” Programming Competition

New Episode of Chalk Talk: SI? Why Do I Care?

Leave a Reply

featured blogs
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
38,501 views