editor's blog
Subscribe Now

More MEMS Microphone Options

Everything’s going HD these days, and audio is no exception. That means that everything in the audio chain, from microphone to speaker, has to step up its game.

Akustica announced their first HD microphone in late 2012; they recently announced some new additions to the family.

And once again, packaging demonstrates that it refuses to be taken for granted with microphones. This is illustrated in two different aspects of the new Akustica offerings.

First is the notion of where the port goes. Port location makes a difference in the acoustics, but it also impacts designers that want more flexibility in locating and mounting the mics on very small boards like those inside phones. This is even truer given that multiple mics are becoming the rule for noise cancellation and other reasons.

So sometimes a designer wants to use a top-ported mic; sometimes a bottom-ported one. The thing is, apparently the audio software strongly prefers that the microphones be identical (or close to it). Changing the porting can screw that up, either resulting in tougher software or less placement flexibility for the designer.

So Akustica has announced matched top- and bottom-ported microphones. The idea is that you can use either one and they’ll still be close to “identical” (±1%). They accomplish the matching with a combination of tight manufacturing tolerances and a calibration step at test. Both the MEMS element itself and the accompanying ASIC are optimized.

The second package impact – and die strategy – has to do with the package size. With most every IC or sensor, smaller is always better (ignoring price). Not so with microphones. Given more space, you can do a two-die solution, optimizing MEMS and ASIC separately. You also have more cavity room in the package, which is important for sound quality.

So, while they’ve announced their matched high-performance HD mics, they also announced what they say is the smallest microphone around, in a 2×3 mm2 package. It is said to have good performance, but does compromise somewhat from the larger devices to achieve the smaller size.

You can read more about these in their announcement.

Leave a Reply

featured blogs
May 8, 2024
Learn how artificial intelligence of things (AIoT) applications at the edge rely on TSMC's N12e manufacturing processes and specialized semiconductor IP.The post How Synopsys IP and TSMC’s N12e Process are Driving AIoT appeared first on Chip Design....
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...

featured video

Introducing Altera® Agilex 5 FPGAs and SoCs

Sponsored by Intel

Learn about the Altera Agilex 5 FPGA Family for tomorrow’s edge intelligent applications.

To learn more about Agilex 5 visit: Agilex™ 5 FPGA and SoC FPGA Product Overview

featured paper

Achieve Greater Design Flexibility and Reduce Costs with Chiplets

Sponsored by Keysight

Chiplets are a new way to build a system-on-chips (SoCs) to improve yields and reduce costs. It partitions the chip into discrete elements and connects them with a standardized interface, enabling designers to meet performance, efficiency, power, size, and cost challenges in the 5 / 6G, artificial intelligence (AI), and virtual reality (VR) era. This white paper will discuss the shift to chiplet adoption and Keysight EDA's implementation of the communication standard (UCIe) into the Keysight Advanced Design System (ADS).

Dive into the technical details – download now.

featured chalk talk

Exploring the Potential of 5G in Both Public and Private Networks – Advantech and Mouser
Sponsored by Mouser Electronics and Advantech
In this episode of Chalk Talk, Amelia Dalton and Andrew Chen from Advantech investigate how we can revolutionize connectivity with 5G in public and private networks. They explore the role that 5G plays in autonomous vehicles, smart traffic systems, and public safety infrastructure and the solutions that Advantech offers in this arena.
Apr 1, 2024
6,577 views