editor's blog
Subscribe Now

Tree Frogs Help Graphene Grow

Growing high-quality graphene for use on wafers is hard. Chemical vapor deposition (CVD) is the favored approach, but no one has perfected the ability to grow it directly onto the oxide surface of a wafer.

It’s much easier to grow it on a sheet of copper and then transfer it over. But that transfer step can be tricky, and copper isn’t a perfectly uniform, crystalline material either. So defects can easily result.

One obvious trick might be to put copper on the oxide, grow the graphene on that, and then etch the copper away, leaving the graphene on the oxide surface. This technically can work, but the graphene tends to lift off the surface before it can be secured in place.

So… it would be useful to find a way to hold that graphene layer before it’s baked down. And if you were looking for a way to get something to adhere to a surface, where would you look in nature for ideas?

Why, tree frogs, of course!

Tree_frog_red.jpg

 

Image courtesy W.A. Djatmiko (Wikipedia)

 

It turns out that tree frogs stay attached to underwater leaves thanks to nano-sized bubbles and capillary bridges between leaf and foot. Some beetles do a similar trick.

 

Well, this idea has now been transferred to graphene. Prior to laying down the copper, the wafer surface is treated with nitrogen plasma. Copper is then sputtered on and CVD deposits the carbon. The carbon is then etched, and, during that process, nano-bubbles form, creating capillary bridges. These hold the graphene in place as the copper disappears.

 

A final bake step secures the graphene to the wafer and eliminates the bubbles and capillaries.

 

You can read more about this in their paper, but it’s behind a paywall.

Leave a Reply

featured blogs
May 2, 2024
I'm envisioning what one of these pieces would look like on the wall of my office. It would look awesome!...
Apr 30, 2024
Analog IC design engineers need breakthrough technologies & chip design tools to solve modern challenges; learn more from our analog design panel at SNUG 2024.The post Why Analog Design Challenges Need Breakthrough Technologies appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Altera® FPGAs and SoCs with FPGA AI Suite and OpenVINO™ Toolkit Drive Embedded/Edge AI/Machine Learning Applications

Sponsored by Intel

Describes the emerging use cases of FPGA-based AI inference in edge and custom AI applications, and software and hardware solutions for edge FPGA AI.

Click here to read more

featured chalk talk

Peak Power Introduction and Solutions
Sponsored by Mouser Electronics and MEAN WELL
In this episode of Chalk Talk, Amelia Dalton and Karim Bheiry from MEAN WELL explore why motors and capacitors need peak current during startup, the parameters to keep in mind when choosing your next power supply for these kind of designs, and the specific applications where MEAN WELL’s enclosed power supplies with peak power would bring the most benefit.
Jan 22, 2024
14,541 views