industry news
Subscribe Now

Type X Slimline Board Ejector Handle/Panel Sets from Pixus Save Panel Space

Waterloo, Ontario  —  Aug 15, 2024 –  Pixus Technologies, a provider of embedded computing and enclosure solutions, offers new 3U and 6U handle/panel sets for OpenVPX and other architecture boards. 

The Pixus Slimline Type X handle/panel sets come in a 1.0” slot pitch standard but special panel sizes are optional upon request.  The all metal handles are ideal for the high insertion forces of OpenVPX.   With a thin 4.05mm wide level, the design maximizes the amount of panel space available while providing excellent leverage for easier board insertion/removal. 

Pixus offers products in commercial, development, and MIL rugged formats.   This includes components, high-performance backplanes, ATR chassis, rackmount enclosures, chassis managers, and more. The company also provides IEEE and Eurocard components for the embedded computer market.

 About Pixus Technologies

Leveraging over 20 years of innovative standard products, the Pixus team is comprised of industry experts in electronics packaging. Founded in 2009 by senior management from Kaparel Corporation, a Rittal company, Pixus Technologies’ embedded backplanes and systems are focused primarily on  ATCA, OpenVPX, MicroTCA, and custom designs.    Pixus also has an extensive offering of VME-based and cPCI-based solutions.   In May 2011, Pixus Technologies became the sole authorized North and South American supplier of the electronic packaging products previously offered by Kaparel Corporation and Rittal.  

Leave a Reply

featured blogs
Sep 11, 2024
In which we cogitate, ruminate, and pontificate on the things you can do to further your goal of landing (and keeping) a job in engineering...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
39,612 views