industry news
Subscribe Now

SEGGER introduces multi-architecture streaming trace probe: J-Trace PRO

Monheim am Rhein, Germany – December 14th, 2023

The new flagship model J-Trace PRO is now the “all-in-one” probe for any popular CPU core and architecture. It combines all the debug capabilities of the market-leading J-Link series with all the analyzing, verifying and code-profiling features of the J-Trace series to get a truly one-stop solution.

J-Trace PRO offers multi-platform support (RISC-V, Arm), up to 4 MB/s download speed, and comes with Ethernet and SuperSpeed USB 3.0 interfaces. It ships with every feature enabled, including Unlimited Flash Breakpoints and real-time analysis with the Ozone debugger and performance analyzer, at no additional cost.

“Developers have an ever-expanding selection of devices and architectures to choose from for new product designs. We combined all the features of the J-Trace probes into this single top-of-the-line product to get everyone covered for today’s and tomorrow’s projects,” says Ivo Geilenbruegge, Managing Director of SEGGER. “With all features of J-Link and J-Trace – this single compact, fanless unit now does it all. Whatever the challenge, J-Trace PRO has it covered!”

The entire trace system is designed for ease of use. With just a few clicks, a full visualization of what the application is doing, and where most of the time is spent, is rapidly made available.

The J-Trace PRO captures complete instruction traces and performs unlimited profiling and code coverage over unlimited periods of time, enabling the recording of infrequent, hard-to-reproduce bugs. This is particularly helpful when the program flow ‘runs off the rails’ and stops in a fault state. Features include streaming traceLive Code Profiling (providing visibility as to which instructions have been executed and how often, so hotspots can be addressed and optimization opportunities identified), and Live Code Coverage (so engineers have visibility over which parts of the application code have been executed).

For more information, see the J-Trace PRO page at segger.com.

About SEGGER

SEGGER Microcontroller, now in its fourth decade in the embedded system industry, produces cutting-edge RTOS and Software Libraries, the marketing-leading J-Link and J-Trace debug and trace probes, a fast, robust, reliable, and easy-to-use family of Flasher In-System Programmers and second-to-none software development tools.

SEGGER’s all-in-one solution emPower OS provides an RTOS plus a complete spectrum of software libraries including communication, security, data compression and storage, user interface software and more. Using emPower OS gives developers a head start, benefiting from decades of experience in the industry.

SEGGER’s professional embedded development software and tools are simple in design, optimized for embedded systems, and support the entire embedded system development process through affordable, high-quality, flexible, and easy-to-use tools.

The company was founded by Rolf Segger in 1992, is privately held, and is growing steadily. SEGGER also has a U.S. office in the Boston area and branch operations in Silicon Valley, Shanghai, and the UK, plus distributors on most continents, making SEGGER’s full product range available worldwide.

For more information on SEGGER, please visit www.segger.com.

Why SEGGER?

In short, SEGGER has a full set of tools for embedded systems, offers support
through the entire development process, and has decades of experience as the Embedded Experts.

In addition, SEGGER software is not covered by an open-source or required-attribution license and can be integrated into any commercial or proprietary product, without the obligation to disclose the combined source.

Finally, SEGGER offers stability in an often-volatile industry, making SEGGER a very reliable partner for long-term relationships.

For additional information please visit: www.segger.com

Leave a Reply

featured blogs
Sep 16, 2024
Every year, the pruning of some giant bushes renders me unable to raise my arms over my head. If only I had a FesTool ExoActive Exoskeleton!...

featured paper

A game-changer for IP designers: design-stage verification

Sponsored by Siemens Digital Industries Software

In this new technical paper, you’ll gain valuable insights into how, by moving physical verification earlier in the IP design flow, you can locate and correct design errors sooner, reducing costs and getting complex designs to market faster. Dive into the challenges of hard, soft and custom IP creation, and learn how to run targeted, real-time or on-demand physical verification with precision, earlier in the layout process.

Read more

featured chalk talk

Improving Chip to Chip Communication with I3C
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Toby Sinkinson from Microchip explore the benefits of I3C. They also examine how I3C helps simplify sensor networks, provides standardization for commonly performed functions, and how you can get started using Microchips I3C modules in your next design.
Feb 19, 2024
33,898 views