industry news
Subscribe Now

PLS and GLIWA announce the integration of the UDE Universal Debug Engine into GLIWA T1.timing

Lauta / Weilheim i. OB (Germany), September 10th, 2024 – GLIWA has now integrated the UDE Universal Debug Engine from PLS Programmierbare Logik & Systeme into T1.timing. This enables the customer to analyse, validate and optimize the timing behaviour of electronic control units (ECUs) based on timing information directly collected from real hardware.

GLIWA T1.timing offers a wide range of tools for investigating and optimizing the timing behavior of embedded software. On the one hand, this includes the profiling of all relevant timing data like core execution time (CET) or response time (RT). The customer can define constraints (e.g., accepted worst case execution time (WCET)) which is supervised by T1.timing on the target and can be used for use case specific triggers. On the other hand, tracing is supported to get deep insights about the system behaviour on operating system and functional level over time in GANTT diagram style visualization. All this can be automated by customer with help of an API (T1.api). T1.timing is based on software tracing and requires a communication channel to download the timing information from the target and to upload control information to the target. This communication channel is provided by PLS’ debug and trace tool UDE via the debug unit of the underlying controller.

The UDE is a complete and powerful development tool for debugging, tracing, and testing embedded software for microcontrollers and embedded processors. In combination with the debugger devices UAD2pro, UAD2next or UAD3+ from the Universal Access Device family, the UDE enables fast and reliable communication with the microcontrollers at the heart of each ECU via the specific debug interfaces. In addition to interactive debugging capabilities, UDE provides the UDE Object Model, an open and flexible software API for scripting and tool coupling.

With the GLIWA T1 V3.6.1 release, the PLS UDE is seamlessly integrated into the T1-HOST-SW and now appears in the list of available hardware interfaces. GLIWA T1 makes use of UDE Object Model which enables T1 to collect timing information directly from real ECU hardware.

The users of the T1.timing and PLS’ UDE will benefit from the integration by having a tool that is very easy and convenient to use. T1-HOST-SW will automatically detect the connected UDE in the host system and offer this as communication interface to the user. Then, T1.timing can use the PLS UDE to download the timing information from the target, and to write control data to the target. In a next step, the timing data can be analysed by the developer to reduce the CPU load or to optimize the scheduling for example.

It was already possible to use PLS debugger infrastructure for downloading trace data and import it to T1 in the past. But the procedure includes several manual steps and not all features of T1.timing were supported. Therefore, the new integration provides the following benefits to users of both tools:

•    Efficiency increase: smooth & easy integration of the PLS UDE Universal Debug Engine as communication interface to T1.timing.
•    Extended Usability: extended analysis and debugging capabilities by PLS’ UDE and T1.timing.
•    Rapid Prototyping: no other additional hardware/software is required for the embedded software development.

The cooperation between PLS and GLIWA is set up as a long-term strategic partnership. On one hand, this means that both tools will be qualified with each other for new releases in order to ensure the interoperability of the tools in the future. On the other hand, the integration of UDE into GLIWA T1 will be continuously enhanced with new features for customers.

The support of PLS UDE is included in T1 V.3.6.1 release which is available since 08/2024.

PLS Programmierbare Logik & Systeme GmbH

PLS Programmierbare Logik & Systeme GmbH, based in Lauta (Germany), is the manufacturer of the debugger, test and trace framework Universal Debug Engine® (UDE®). Thanks to its innovative tools for embedded software development, PLS has developed into one of the technology leaders in this field since its foundation in 1990. The UDE combines powerful capabilities for debugging, testing and system-level analysis with efficiency and ease of use. The UAD2pro, UAD2next and UAD3+ access devices of the Universal Access Device (UAD) family complete the comprehensive debug functions of UDE and enable fast, robust and flexible communication with the target system. For further information about our company, products and services, please visit our website at www.pls-mc.com.

GLIWA GmbH & Co. KG

GLIWA is a worldwide leading provider for system performance related analysis and interdisciplinary expert services. With the powerful Analysis Suite T1, we offer the most efficient software-based tools for system analysis, optimization and verification of embedded software. With over 20 years of experience in the field of embedded software runtime optimization, GLIWA offers quick and efficient solutions to a worldwide customer base. Sufficiently optimized embedded software allows for smaller microcontrollers, results in less firefighting, and supports a seamless transition into production. ISO26262 certification for GLIWA products is available.

Leave a Reply

featured blogs
Nov 22, 2024
We're providing every session and keynote from Works With 2024 on-demand. It's the only place wireless IoT developers can access hands-on training for free....
Nov 22, 2024
I just saw a video on YouTube'”it's a few very funny minutes from a show by an engineer who transitioned into being a comedian...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Infineon and Mouser introduction to Reliable Solid State Isolators
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Callen Jr. from Infineon explore trends in solid state isolator and relay solutions, the benefits that Infineon’s SSI solutions bring to the table, and how you can get started using these solutions for your next design. 
May 28, 2024
36,499 views