industry news
Subscribe Now

MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications

The MIPI M-PHY Version 5.0 physical-layer specification addresses
increasing data rate requirements and provides engineers with design flexibility for advanced 5G smartphone, wearable, PC and automobile flash memory storage use cases

PISCATAWAY, N.J., December 14, 2021—The MIPI Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, today announced a major update to its MIPI M-PHY physical-layer interface for connecting the latest generation of flash memory-based storage and other high data rate applications in advanced 5G smartphones, wearables, PCs, industrial IoT, and automobiles. Version 5.0 of the M-PHY interface adds a fifth gear—”High Speed Gear 5″ (HS-G5) at 23.32 Gigabits per second (Gbps)—enabling engineers to double the potential data rate per lane compared with the previous specification. M-PHY v5.0 also responds to a range of other ecosystem requirements for connecting flash memory storage, such as ongoing innovation of the JEDEC Universal Flash Storage (UFS) standard.

MIPI M-PHY is a versatile physical layer targeting applications with a particular need for high data rates, low pin counts, lane scalability and power efficiency. Key applications include connecting flash memory storage, cameras and RF subsystems, as well as providing chip-to-chip inter-processor communications (IPC). For JEDEC UFS, M-PHY serves as the physical layer for MIPI UniPro, and together both specifications have been incorporated into multiple versions of UFS over the last decade.

MIPI M-PHY v5.0 is designed to support the forthcoming MIPI UniPro v2.0 and JEDEC UFS releases. In addition to doubling the data rate to a maximum of 23.32 Gbps per lane to satisfy the storage ecosystem’s growing data rate requirements, v5.0 introduces several new capabilities intended to optimize the M-PHY interface:

  • Data rates have been optimized for target applications, simplifying Phased Lock Loop (PLL) implementation and eliminating design complexity.
  • High-speed startup reduces latency, for example, when accessing flash memory on power up.
  • Eye monitoring visualizes signal health, enhancing debug functionality.
  • New attributes for equalization and other electrical updates to HS-G5 improve the suitability of M-PHY for ultra-high data rate applications.

Also, the new version of the specification streamlines M-PHY, making several legacy features optional and further improving latency performance, boosting power efficiency and making implementation smoother and faster. M-PHY v5.0 is backward compatible through v4.1 of the specification, and an updated conformance test suite for v5.0 is scheduled to be completed in 2022.

“The significant data rate and flexibility updates delivered in MIPI M-PHY v5.0 are the product of real-world feedback from the large base of implementers in a broad ecosystem,” said Joel Huloux, chairman of MIPI Alliance. “Many of the enhancements in v5.0 come from our close relationship with the JEDEC UFS community, and such cross-industry collaboration is key to fueling and aligning innovation to better serve the global flash memory storage market.”

MIPI M-PHY v5.0 is available to MIPI Alliance members and can be downloaded from the member portal on the MIPI Alliance website. For more information, a brief MIPI Bytes video provides an overview of M-PHY and highlights its new features.

To keep up with MIPI Alliance, subscribe to the MIPI blog and stay connected by following MIPI on TwitterLinkedInFacebook and YouTube.

About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 325 member companies worldwide and more than 15 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs and Tier 1 suppliers, and test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.

Leave a Reply

featured blogs
Nov 5, 2024
Learn about Works With Virtual, the premiere IoT developer event. Specifically for IoT developers, Silicon Labs will help you to accelerate IoT development. ...
Nov 7, 2024
I don't know about you, but I would LOVE to build one of those rock, paper, scissors-playing robots....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

ROHM’s 3rd Gen 650V IGBT for a Wide range of Applications: RGW and RGWS Series
In this episode of Chalk Talk, Amelia Dalton and Heath Ogurisu from ROHM Semiconductor investigate the benefits of ROHM Semiconductor’s RGW and RGWS Series of IGBTs. They explore how the soft switching of these hybrid IGBTs contribute to energy savings and power generation efficiency and why these IGBTs provide a well-balanced solution for switching and cost.
Jun 5, 2024
33,742 views