industry news
Subscribe Now

DVCon U.S. 2024 Announces Call for Sponsored Short Workshop and Tutorial Proposals

Deadline for submissions is September 15, 2023

Gainesville, FL – August 1, 2023 – The 2024 Design and Verification Conference and Exhibition United States (DVCon U.S.), sponsored by Accellera Systems Initiative, announces its call for sponsored short workshop and tutorial proposals. DVCon U.S. 2024 will be held March 4-7, at the Doubletree Hotel in San Jose, California.

Sponsored Short Workshops Information

Short workshops are sponsored 90-minute sessions available to all attendees registered for the full conference program. The workshops will be held on both Monday and Thursday during the conference.  Presenters of short workshops can choose between a hands-on or lecture format. Short workshops are intended to provide more opportunities for participation from companies and exhibitors, especially smaller organizations, at an affordable level. For more information on short workshops, including pricing, visit here.

Sponsored Tutorials Information

The three-hour DVCon U.S. technical tutorials are available to all attendees and are included in full conference registration. The Committee is seeking sponsored tutorial topics that are current, have a high-level of interest and offer strong continuing educational content.

Suggested Topics

Suggested topics for both workshops and tutorials include: SystemVerilog for verification and/or design; SystemC/C/C++ design and/or verification of systems; SoC and software-driven verification; Assertion-based verification, SystemVerilog assertions, PSL, etc.; Coverage-driven verification; High-level synthesis; Low-power design and verification techniques; Secure/encrypted IP-based SoC design methods; Debug for design and verification; Mixed-signal modeling and verification; Transaction level modeling (TLM), ESL design, and IP integration (IP-XACT); Functional Safety; Security; Embedded software verification; Hardware/software co-development; Verification productivity methods; Formal methodology and static analysis; Emulation; Post SI debug; FPGA prototyping; Moving from proprietary solutions to standards-based design and verification; Portable Stimulus; Application-specific design verification challenges and techniques; Machine learning applications for verification and design; and Open source hardware/software/architecture. For more information, including pricing, visit here.

Proposals

Proposals should be an abstract of the workshop or tutorial, two to five paragraphs and no more than 1,000 words.

Submission Deadline for Workshop and Tutorial Proposals

The deadline to submit panel, workshop and tutorial proposals is September 15, 2023.

About DVCon

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon U.S., please visit here. Follow DVCon on FacebookLinkedIn or @dvcon_us on Twitter or to comment, please use #dvcon_us.

Leave a Reply

featured blogs
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Outgassing: The Hidden Danger in Harsh Environments
In this episode of Chalk Talk, Amelia Dalton and Scott Miller from Cinch Connectivity chat about the what, where, and how of outgassing in space applications. They explore a variety of issues that can be caused by outgassing in these applications and how you can mitigate outgassing in space applications with Cinch Connectivity interconnect solutions. 
May 7, 2024
39,287 views