industry news
Subscribe Now

Digital Core Design Presents D68000-CPU32+ for well-known 68k family.

DCD’s latest IP Core is a modern incarnation of CPU32+ based on M68020, which are no longer available, yet still in use in millions of projects. What differs D68000-CPU32+ from other similar solutions is automatic byte alignment feature that is not available in CPU32. This feature allows both 16 and 32-bit data to be transferred at any odd addresses. The CPU32+ automatically adjust required bus cycles and if it’s not enough, it operates also on 32-bit external operands with one bus cycle.

Bytom, January the 11th, 2024 –  The engineering team at Digital Core Design in Poland have introduced the newest version of the classic MC68020 based 16/32-bit microprocessor. The D68000-CPU32+ is the industry’s low cost 32-bit MCU, offering a low-cost entry point combined with effective performance. 

The CPU32+, an enhanced version of the classic 68020, is designed to seamlessly replace outdated CPU32+ components that are no longer available in the market. The D68000-CPU32+ serves as an ideal solution for systems with existing CPU32+ architecture.

Key Features of the D68000-CPU32+ include:

  • Versatile Data Bus Transfers: The CPU32+ supports 8-, 16-, and 32-bit data transfers on the bus to any address, including Byte misaligned addressing, providing unparalleled flexibility in data handling.
  • Dynamic Bus Sizing: The IP core incorporates dynamic bus sizing for byte and word, allowing for efficient and adaptive data processing tailored to specific application requirements.
  • 32-Bit Data and Program Bus: With a 32-bit data and program bus, the CPU32+ ensures enhanced performance and seamless integration with modern systems, while maintaining compatibility with legacy components.
  • Extended Memory Support: The D68000-CPU32+ is engineered to support up to 4 GB of both data and program memory, meeting the demands of contemporary applications with expansive memory requirements.

“The D68000-CPU32+ represents a significant leap forward in our commitment to providing robust solutions for legacy systems,” said Tomasz Krzyżak, CTO at Digital Core Design. “This IP core not only ensures the continued operation of systems reliant on CPU32+ architecture but also introduces advanced features to meet the evolving needs of our clients.”

Digital Core Design remains dedicated to delivering cutting-edge solutions that bridge the gap between legacy technologies and the demands of modern computing. The D68000-CPU32+ is poised to become an indispensable component for engineers and developers seeking a reliable and efficient replacement for obsolete CPU32+ based parts.

For more information on the D68000-CPU32+ and other innovative products from Digital Core Design, please visit https://www.dcd.pl/product/d68000-cpu32-plus/

About Digital Core Design:

DCD, founded in 1999, stands as a pioneering force in the realm of IP Core Innovations. With a steadfast commitment to excellence since its inception, the company has navigated 25 years of dynamic technological landscapes. Over this remarkable journey, DCD has honed expertise in over 100 different architectures, leaving an indelible mark on the electronics industry. Their innovations have seamlessly integrated into the fabric of more than 1 billion electronic devices worldwide.

Notable accomplishments include the development of the World’s Fastest 8051 CPU, the World’s Tiniest 8051 IP Core, a Royalty-Free and Fully Scalable 32-bit CPU, a 100% safe cryptographic system, and cutting-edge 32-bit plus 64-bit RISC-V CPUs. These technological milestones underscore DCD’s commitment to pushing boundaries and setting new benchmarks in the industry.

As the company approaches its 25th anniversary in 2024, DCD not only celebrates its rich history but also looks forward to the future with a dedication to continuous innovation. Learn more about our work at dcd.pl.

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
53,633 views