industry news
Subscribe Now

Cadence Digital Full Flow Achieves Certification for GlobalFoundries® 12LP/12LP+ Process Platforms

Highlights:

• Certification enables customers to advance the design of aerospace, hyperscale computing, AI, mobile and consumer applications using Cadence and GF® technologies
• Cadence digital full flow optimized for the GF 12LP/LP+ process platforms enables mutual customers to reach PPA goals faster and deliver new products to market with shorter design cycles

SAN JOSE, Calif., May 19, 2022—Cadence Design Systems, Inc. (Nasdaq: CDNS) today announced that the Cadence® digital full flow achieved certification for the GlobalFoundries (GF) 12LP/12LP+ process platforms to advance the design of aerospace, hyperscale computing, AI, mobile and consumer applications. The certification confirms that the Cadence digital full flow has met all of GF’s accuracy, integration and quality of results (QoR) criteria specified for the 12LP/12LP+ process platforms, enabling mutual customers to reach power, performance, and area (PPA) goals faster and to deliver new products to market with shorter design cycles.

The Cadence tools were optimized for the GF 12LP/12LP+ process platforms and certified using an industry-standard high-efficiency processor core. The certified tools include the Innovus™ Implementation System, Genus™ Synthesis Solution, Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, Quantus™ Extraction Solution, Litho Physical Analyzer (LPA) and Pegasus™ Verification System. For more information on the Cadence digital full flow tools for advanced-node design, please visit www.cadence.com/go/dffcertgf12lp.

The digital full flow provides additional benefits to GF 12LP/12LP+ users through the Cadence iSpatial technology, which allows a seamless transition from Genus physical synthesis to Innovus implementation using a common user interface and database. The flow also provides unified implementation, timing- and IR-signoff engines, offering enhanced signoff convergence by concurrently closing the design for all physical, timing and reliability targets.

“The Cadence digital full flow certification on our 12LP/12LP+ process platforms validates the accuracy of the implementation and signoff methodology,” said Richard Trihy, vice president of design enablement at GF. “Through our collaboration, we’re providing our customers with a trusted solution to speed up the implementation process, which is particularly critical for those creating emerging aerospace, hyperscale computing and AI applications and experiencing great pressure to deliver new products to market quickly.”

“Through the integration and innovation offered by our digital full flow, customers using GF’s 12LP/12LP+ process platforms can confidently converge on their PPA targets faster,” said Kam Kittrell, senior group director, product management, in the Digital & Signoff Group at Cadence. “The thorough correlation checks performed by GF on the Cadence digital full flow gives users an added level of assurance that they can implement high-performance designs quickly in order to remain competitive in their respective markets.”

The Cadence digital full flow provides better predictability and a faster path to design closure and supports Cadence’s Intelligent System Design™ strategy, which enables SoC design excellence.

About Cadence
Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For seven years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For. Learn more at cadence.com.

Leave a Reply

featured blogs
Nov 22, 2024
We're providing every session and keynote from Works With 2024 on-demand. It's the only place wireless IoT developers can access hands-on training for free....
Nov 22, 2024
I just saw a video on YouTube'”it's a few very funny minutes from a show by an engineer who transitioned into being a comedian...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

High Power Charging Inlets
All major truck and bus OEMs will be launching electric vehicle platforms within the next few years and in order to keep pace with on-highway and off-highway EV innovation, our charging inlets must also provide the voltage, current and charging requirements needed for these vehicles. In this episode of Chalk Talk, Amelia Dalton and Drew Reetz from TE Connectivity investigate charging inlet design considerations for the next generation of industrial and commercial transportation, the differences between AC only charging and fast charge and high power charging inlets, and the benefits that TE Connectivity’s ICT high power charging inlets bring to these kinds of designs.
Aug 30, 2024
36,116 views