industry news
Subscribe Now

Airborne System Design Assurance: Aldec Adds 60+ New HDL Rules to ALINT-PRO’s DO-254 Plug-In

Henderson, NV, USA – March 4, 2021 – Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, has added more than 60 new HDL rules to ALINT-PRO™’s DO-254 rules plug-in and has made several enhancements to the tool’s Design Entry capabilities to boost productivity.

The new rules (62 in total) join the 97 already present in the tool’s DO-254 plug-in, and help engineers using complex hardware devices, such as FPGAs, meet specific DO-254 process objectives to receive overall system approval.

Certification authorities recommend that applicants define and follow HDL coding standards commensurate to the complexity of the FPGA design. Adhering to HDL coding standards enforces industry best-practices and techniques to ensure high-reliability designs, prevent design issues spreading into the downstream stages of design flow and reduces the number of iterations required to finish the design.

Janusz Kitel, DO-254 Program Manager at Aldec, comments: “Unfortunately, DO-254 does not define the coding standard. This makes applicants feel uncertain in defining the proper one, especially for organizations new to DO-254. ALINT-PRO provides a comprehensive ruleset based on the best practices guidelines and experience from the industry.”

Kitel goes on say that the expansion of ALINT-PRO’s ruleset comes at a good time for users, as a new guidance of Development Assurance for Airborne Electronic Hardware has been released. The AMC 20-152A document – already released by the EASA and harmonized with incoming FAA AC 20-152A – recommends applicants follow hardware design standards for Design Assurance Level (DAL) C projects, while previously it was required only for the most safety critical DAL A and B projects.

Kitel: “More designs for airborne applications will now need to define and follow an HDL coding standard, and ALINT-PRO – with its tool qualification package, used to prove the tool is capable of enforcing the coding standard automatically – can provide the necessary assurances and save engineers a great deal of time.”

As for the Design Entry enhancements to ALINT-PRO – enhancements that will benefit all users, whether using the DO-254 rule plug-ins or not – these include:

  • Optimized RAM/ROM extraction has reduced synthesis phase memory consumption;
  • Subprogram body checking is now supported by a number of RTL-based checkers and by an FSM extraction algorithm;
  • The conversion of cores containing protected IP has been improved; and
  • There is a new mechanism of CDC Assertions generation that allows users to extract the assertions through the inclusion of just one line of code (a project.generate.assertions command) in their testbench.

Alex Gnusin, ALINT-PRO Product Manager, comments: “The performance enhancements we’re continually making, along with our regular introduction of evolving best-practice rules and how we’re on top of changes taking place in our fast-paced industry, make ALINT-PRO the tool of choice for finding bugs early on in your design flow and demonstrating compliance where and when required.”

ALINT-PRO 2021.02 is now available for download and evaluation.

Leave a Reply

featured blogs
Nov 15, 2024
Explore the benefits of Delta DFU (device firmware update), its impact on firmware update efficiency, and results from real ota updates in IoT devices....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Easily Connect to AWS Cloud with ExpressLink Over Wi-Fi
Sponsored by Mouser Electronics and AWS and u-blox
In this episode of Chalk Talk, Amelia Dalton, Lucio Di Jasio from AWS and Magnus Johansson from u-blox explore common pitfalls of designing an IoT device from scratch, the benefits that AWS IoT ExpressLink brings to IoT device design, and how the the NORA-W2 AWS IoT ExpressLink multiradio modules can make retrofitting an already existing design into a smart AWS connected device easier than ever before.
May 30, 2024
34,315 views