industry news
Subscribe Now

Avnet Electronics Marketing Design Expert to Demystify SoC FPGA Development Methodology in Embedded Vision Summit Technical Presentation

Embedded Vision Summit 2015

PHOENIX—May 5, 2015—Avnet Electronics Marketing, an operating group of Avnet, Inc. (NYSE: AVT), announced today that Technical Marketing Engineer Mario Bergeron will be among the technical experts presenting at the Embedded Vision Summit at the Santa Clara Convention Center in Santa Clara, California, May 12, 2015. Bergeron’s presentation, entitled “System-Level Design for Embedded Vision with FPGA-based Programmable SoCs,” is targeted to software designers who have experience with vision algorithms and want to learn more about the development methodology for SoC FPGAs.

The Embedded Vision Summit is a conference and exhibition focused on practical education for product creators, innovators and business leaders who want to incorporate visual intelligence into their products. Embedded vision applications are proliferating in a broad range of products and markets, including agricultural and construction equipment, augmented reality technology, automotive safety, consumer electronics and gaming, digital signage and retail market research, drones, medical imaging, mobile devices, robotics, smart home products and smart toys.

Bergeron will discuss his experience and insights working with SoC FPGAs, from building a custom hardware platform to accelerating video and image functions with custom co-processors. He will describe a typical development cycle for embedded vision applications on programmable SoCs, including some of the challenges that developers may encounter, such as choosing the right IP, building the infrastructure and load balancing.

“FPGA-based programmable system-on-chip (SoC) devices offer capabilities beyond those found in traditional embedded processors. The programmability and vast parallel processing capabilities of the FPGA fabric allow developers to create a custom processor incorporating the interfaces and accelerators of their choice,” said Bergeron “Through this presentation, I hope to broaden the understanding of this very powerful technology and demonstrate its potential for supporting the growing embedded vision market.”

“Mario Bergeron has been a highly rated speaker at previous Embedded Vision Summit events, and I know attendees will benefit from hearing his insights on embedded vision design challenges, as well as seeing Avnet’s development kits in action,” said Jeff Bier, founder of the Embedded Vision Alliance.

In addition to Bergeron’s presentation at the Embedded Vision Summit, Avnet will be demonstrating two of its popular embedded vision development kits: the MicroZed Embedded Vision development kit and the PicoZed Smart Vision development kit.

For more information about the Embedded Vision Summit, visit http://www.embedded-vision.com/summit. To learn more about Avnet’s embedded vision development kit offerings, visit http://www.microzed.org.

Connect with Avnet:

Connect with us on social media

Contribute to our technical forums

View product and company videos

Buy our components

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
59,808 views