industry news
Subscribe Now

Anobit Announces Industry’s Fastest Embedded Flash Controller for Smartphones and Tablet Computers

Flash Memory Summit, Santa Clara, CA – August 9, 2011 – Anobit, a global leader in flash-based storage solutions, today announced a new high-performance, ultra-low power embedded flash controller for Smartphones and Tablet Computers. Supporting up to 256 GB of NAND flash, the MSP2025 delivers an unprecedented 666 MB/sec data transfer rate, making it the highest performing low-power embedded flash controller on the market today. 

Utilizing Anobit’s MSP™ (Memory Signal Processing) technology, the MSP2025 is the first embedded flash controller to support 20nm and sub-20nm NAND flash, resulting in a significant reduction in cost-per-bit.

The MSP technology is comprised of proprietary signal processing algorithms that compensate for physical limitations of the NAND flash, resulting in a dramatic improvement in endurance, performance and cost of flash-based products and systems.

“Anobit continues to innovate in the rapidly growing mobile computing market, where storage access performance is quickly becoming as important as CPU speed,” said Patrick Guay, EVP Sales and Marketing for Anobit. 

“Utilizing Anobit’s technology, we are already in qualification with one of our key customers using our 20nm MLC NAND,” said J.S. Yang, VP of Engineering, Hynix Semiconductor.  “Our long-term partnership with Anobit enables us to meet and exceed the stringent storage requirements for the most demanding mobile computing applications.”

Visit Anobit at Flash Memory Summit 2011 in booth #219, Hall A of the Santa Clara Convention Center.

Anobit’s president, Ariel Maislos, will speak about “A New Era in Embedded Flash Memory” in Tutorial T1A, Wednesday, August 10th, 8:30AM to 10:50AM.

About Anobit

Anobit provides flash storage solutions for the enterprise and mobile markets. Anobit’s products are used by world leading flash manufacturers, consumer electronics vendors and storage system providers.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 24, 2024
Going to the supermarket? If so, you need to watch this video on 'Why the Other Line is Likely to Move Faster' (a.k.a. 'Queuing Theory for the Holiday Season')....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
46,571 views