industry news
Subscribe Now

Accellera Shares Electronic Design Standards Information at the Design Automation Conference; Events Focus on UVM, IP-XACT and IP Tagging

San Diego, CA  – Accellera, the electronics industry organization focused on electronic design automation (EDA) standards, invites Design Automation Conference (DAC) attendees, to several Accellera and DAC events:

  • On Sunday, DAC will hold a Universal Verification Methodology (UVM™) Workshop.
  • On Tuesday, Accellera and its members, Cadence, Mentor and Synopsys, will host a UVM User Experiences Breakfast.
  • On Tuesday, Accellera has organized an IP-XACT™ Seminar and an IP Tagging Birds of a Feather Meeting.

When/Where

DAC Events

UVM Workshop: Verifying Blocks to IP to SOCs and Systems

Sunday, June 5, 2011

10:00am-1:00pm, Room 33A

This Workshop, presented by expert verification methodology architects and engineers, will provide an example-based overview of UVM for chip and SOC design and verification engineers of all skill levels about the first open-source verification methodology to be fully supported and endorsed by all the major EDA vendors, and many end-user and consulting companies. 

Birds-Of-A-Feather Meeting: Soft IP Tagging Standardization Kickoff

Tuesday, June 7, 2011

7:00pm-8:30pm, Room 31AB

Soft IP, particularly from third party vendors, must be tracked to satisfy contractual obligations such as royalty reporting and usage. Control of this IP source is lost once an IP is licensed, unlocked or otherwise made available in clear code. This meeting will discuss the problem space and opportunities to contribute. 

Accellera Events

UVM User Experiences Breakfast

Tuesday, June 7th

7:00am-8:30am, Room 25AB

With the introduction of Accellera’s UVM, user interest and adoption has been rapidly growing. During this breakfast, attendees will hear from users who have migrated to and applied the UVM standard.

IP-XACT Seminar

Tuesday, June 7th

2:00pm-4:00pm, Room 26AB

This seminar will introduce IP-XACT concepts and show examples of how it is used in the industry today, including a comprehensive introduction to the IEEE-1685 standard. The basics of IP-XACT will be presented including an ecosystem overview.

San Diego Convention Center

San Diego, CA

Information and Registration

To register for DAC and the Accellera-related DAC events, please visit www.dac.org.

For more information about Accellera and to register for Accellera events, please visit www.accellera.org

About Accellera

Accellera provides design and verification standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA and IP standards that lower the cost to design commercial IC and EDA products. As a result of Accellera’s partnership with the IEEE, Accellera standards are transferred to the IEEE standards body for formalization and ongoing change control. For more information about Accellera, please visit www.accellera.org.

For membership information, please email membership@accellera.org.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
107,789 views