industry news
Subscribe Now

Docea Power to Exhibit at SNUG San Jose Designer Community Expo

SAN JOSE, CA–(Marketwire – March 28, 2011) –

Who /What:

Docea Power, the design-for-low-power company that delivers software solutions for power and thermal analysis at the architectural level, will exhibit at the Synopsys Users Group (SNUG®) San Jose Designer Community Expo to be held Monday, March 28, from 4:30-7:30pm at the Santa Clara Convention Center.

Docea Power representatives will be able to discuss how power and temperature behavior of System-on-Chips and platforms (board) architectures can be simulated and optimized for different scenarios using Aceplorer. The team will also demonstrate how the interoperability with Synopsys System-Level Design Solutions can help system architects find the best trade-off between power and performance early in the design stage and develop power aware software.

When/Where: 

4:30-7:30pm, March 28, 2011
Santa Clara Convention Center
San Jose, CA

More Information

For more information on Docea Power and its solutions for power and thermal modelling at the architectural level, please visit www.doceapower.com.

SNUG and the Designer Community Expo at SNUG are by-invitation events only for Synopsys customers. Details on the SNUG San Designer Community Expo can be found at:http://www.synopsys.com/Community/SNUG/SanJose/Pages/DCE.aspx.

About Docea Power

Docea Power develops and commercializes a new generation of methodology and tools for enabling faster and more reliable power and thermal modelling at the electronic systems level. Its Aceploreroffers a consistent approach for executing architectural exploration and optimizing power and thermal behaviour of electronic systems at an early stage of a project.

Docea’s customers include manufacturers of electronic systems, chips and boards targeting wireless, multimedia, consumer, networking and automotive applications. For more information:www.doceapower.com.

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Driving Next-Gen Efficiency and Productivity to the Battery Lifecycle
Sponsored by Mouser Electronics and Vicor
In this episode of Chalk Talk, Amelia Dalton and David Krakauer from Vicor explore the evolution of battery technology and the specific benefits that power modules bring to battery cell formation, battery testing and battery recycling. They investigate what sets Vicor power modules apart from other solutions on the market today and how you take advantage of Vicor power modules in your next design.
May 24, 2024
36,385 views