industry news
Subscribe Now

Real Intent Adds Significant New Design Productivity Features to Ascent Lint

Santa Clara, California – February 22, 2011 – Real Intent Inc., the leader in automating the intelligence of formal techniques for design verification signoff, today announced the immediate availability of Ascent™ Lint Version 1.4. 

Ascent Lint is the industry’s fastest and most accurate solution for performing syntax and semantic lint checks for complex SoC designs. Version 1.4 includes significant new functionality to improve design productivity and the comprehensiveness of rule checking.

Ascent Lint 1.4 features a new capability to generate incremental reports, which compare violation differences between runs. Incremental reporting saves designers significant time by directing attention to new violations since the last check. Other productivity features include an enhanced capability to waive violations from the command line, design source files or graphical user interface, as well as scope-based lint analysis and reporting, which allows designers to focus on specific portions of the overall design.

Comprehensiveness is improved in version 1.4 with new rules for arithmetic data path checking, dubious logic modeling and RTL (Register Transfer level) coding policy. In addition, a new rule set has been added to analyze the integrity of netlists.

“Ascent Lint has been consistently outperforming the competition in runtime by more than 10x since its initial release,” commented Pranav Ashar, CTO of Real Intent. “In many evaluations, it has been the only tool with acceptable run time for designs upwards of 10 million gates. Our focus in Ascent Lint 1.4 has been to provide industry-leading user productivity features. To that effect, our new release adds incremental reporting, scope-based analysis, and enhanced waiver capabilities to the already compelling platform. Customer feedback has been very positive. All indications are that Ascent Lint 1.4 is far ahead in performance, capacity, usability and quality of results.”

Pricing and Availability

Ascent Lint 1.4 is available now. For pricing information, please contact info@realintent.com

About Real Intent‘s Automatic Verification Software

Real Intent’s automatic verification families include Ascent for early functional verification, Meridian™ for early Clock Domain Crossing (CDC) and Design for Test (DFT) verification, and PureTime™ for comprehensive constraints validation with glitch-aware exception verification.

About Real Intent

Real Intent is the leader in automating the intelligence of formal techniques for electronic design verification signoff. Its software dramatically improves functional verification efficiency and design quality for ASICs and FPGAs devices and is used by design and verification teams worldwide. www.realintent.com. Follow @RealIntent on Twitter.

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Advanced Gate Drive for Motor Control
Sponsored by Infineon
Passing EMC testing, reducing power dissipation, and mitigating supply chain issues are crucial design concerns to keep in mind when it comes to motor control applications. In this episode of Chalk Talk, Amelia Dalton and Rick Browarski from Infineon explore the role that MOSFETs play in motor control design, the value that adaptive MOSFET control can have for motor control designs, and how Infineon can help you jump start your next motor control design.
Feb 6, 2024
53,563 views