industry news
Subscribe Now

ISQED Addresses System and Intellectual Property (IP) Design Challenges – Offers Free Exhibit

12th International Symposium & Exhibits on QUALITY ELECTRONIC DESIGN — ISQED 2011

March 14-16, 2011
Hyatt Regency Hotel, Santa Clara, CA USA
http://www.isqed.org

Conference Highlights:
================
Keynote Speeches
—————————-
“Design for Manufacturing (DFM) Innovations and advances for IC Design”
 Vinod Kariat – Fellow, Cadence Design Systems

“Multitechnology Hyperintegration Platform: The Technology Crystal Ball”
 Kamran Eshraghian – President, Innovation Labs, Perth, Australia & Distinguished Professor,
 World Class University (WCU), Korea

“For how much longer can Moore’s Law hold?”
 R. Fabian W.Pease – William Ayer Professor (Emeritus) of Electrical Engineering
 Stanford University

“Virtual Prototyping for HW-SW Co-verification and Co-debugging in a Multi processor, Complex Chip Designs”
 Eshel Haritan – Vice President, Engineering, System Level Solutions, Synopsys

“Ensuring Known Good IP for Successful IC Development”
 Juan C. Rey – Senior Engineering Director, Mentor Graphics

“The State of 3D Circuit Integration and Its Effect on Design”
 Robert Patti – Chief Technology Officer, Tezzaron Semiconductor

Tutorials/Workshops
——————————-
ISQED2011 includes a full day tutorial consisting of 6 topics on Monday 3/14, plus 3 embedded tutorials
on Tuesday 3/15 and Lunch tutorial on Wednesday 3/16. List of tutorials is as follows:

“SRAM and Logic Circuit Techniques for Low Power Design in 32nm and Below”
 Muhammad M. Khellah – Intel
“Automated Design and Porting of Analog/Mixed-signal Circuits”
 David Colleran – Magma Design Automation
“Current and Electric Field Induced Switching of Ferromagnets for Low-power Memory Applications”
 Sayeef Salahuddin – University of California, Berkeley
“Application of Spintronics for MRAM and Memristor-based Computing”
 Hai (Helen) Li- Polytechnic Institute of New York University
“Hybrid Electrical Energy Storage Systems”
 Naehyuck Chang – Seoul National University, Massoud Pedram – University of Southern California
“System Level Power Management for Cellular Chipsets”
 Christopher Chun – Qualcomm
“Modeling, Abstraction, and Verification of Industrial Flash Memories”
 Sandip Ray – University of Texas at Austin
“Stress Management for 3D ICs using TSV (Through Silicon Vias)”
“TechTuning : DFM Methodology for Stress Management for 3D TSV Products”
 Riko Radojcic – Qualcomm
“Stress Assessment for 3D IC performance: Full chip analysis”
“TCAD Simulation for Stress Management in 3D IC”
 Xiaopeng Xu – Synopsys
“Multi-scale materials characterization – Input for stress simulation and model validation”
 Ehrenfried Zschech – Fraunhofer Institute for Non-Destructive Testing IZFP
“Verification of Power Managed Wireless SoCs”
 Bhanu Kapoor – Mimasic, Amit Kumar – CSR plc, Prapanna Tiwari – Synopsys

Lunch Tutorial (Wednesday 3/16)
————————————————
“Signoff-driven Custom Physical Design”
 Rich Morse – SpringSoft, Joseph C. Davis – Mentor Graphics

ISQED Award
———————
Award winners for the following 3 category of awards will be announced during luncheon on Tuesday 3/15:
ISQED Quality Award (IQ-Award)
ISQED Education Leadership Award
ISQED best paper

Technical Sessions
—————————–
ISQED Technical sessions start on Tuesday 3/15 and continue until the afternoon of Wednesday 3/16. Beside plenary sessions, and workshops, the program consists of 22 technical sessions featuring well over 100 papers on various challenging topics related to system and IC design, IP qualification, design flows, and design for manufacturability and quality. Detail program is available on the web at www.isqed.org.

Registration
——————
Please refer to ISQED web site at www.isqed.org for information regarding the tutorials, conference, tutorials, and hotel registration. Direct all conference inquiries to isqed2011@isqed.org. Early registration is recommended to take advantage of the discounted registration fee. Link to registration: http://tinyurl.com/4r99qqv

Free Exhibitions
—————-
ISQED Exhibition floor will be open on Tuesday March 15 at 10AM and features vendors offering design tools, methodologies, and services in the areas of design for manufacturing, yield, reliability, and quality. Exhibition includes keynotes and embedded tutorials. Exhibition floor attendance is free but needs
advance on-line registration: http://tinyurl.com/4r99qqv

Free Education Conference and Chance to Win an iPad
——————————————————————————–
ISQED is pleased to sponsor the first “International Electronic Design Education Conference (IEDEC)”. This event will take place on March 16th in conjunction with ISQED event at Hyatt Regency Hotel, Santa Clara, CA. The conference is held with technical co-sponsorship of IEEE Education Society, SCV Chapter. Registration is FREE and you get a chance to participate in FREE iPad drwaing. To find out more and register please visit: http://www.iedec.org

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
58,140 views