industry news
Subscribe Now

Synopsys Announces Immediate Availability of Silicon-Proven DesignWare Data Converter IP in SMIC 65-nm LL Process Technology

MOUNTAIN VIEW, Calif., Feb. 22, 2011 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced the immediate availability of the silicon-proven DesignWare™ Data Converter IP for SMIC’s popular 65-nanometer (nm) Low Leakage (LL) process technology, enabling designers to improve their chips’ power efficiency and ease their integration efforts. Synopsys is the first IP provider to offer a comprehensive portfolio of high-performance data converter IP solutions consisting of analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) in this high density, low leakage process technology. The DesignWare Data Converter IP is targeted at battery powered broadband wireless communications (WiFi802.11n, LTE, WiMAX) and digital TV reception (CMMB, DVB) applications.

“The combination of Synopsys’ silicon-proven DesignWare Data Converter IP and SMIC’s low-leakage 65-nanometer process technology enables our mutual customers to meet their specific application requirements and integrate advanced functionality into their SoCs,” said Chris Chi, Senior Vice President and Chief Business Officer of SMIC. “Synopsys’ strong application expertise in broadband wireless communications and digital TV make them a trusted IP provider and valued partner. As SMIC’s business continues to expand, we look forward to further developing our synergistic relationship with Synopsys to meet the increasing requirements of our mutual customers.”

The new DesignWare Data Converter IP solutions for the SMIC 65-nm LL process consist of a comprehensive portfolio of low power, compact ADCs and DACs for broadband wireless communications, including high-speed ADCs and DACs for the receive and transmit path as well as very efficient auxiliary converters for general purpose applications, including:

  • 10-bit 80 MSPS Dual pipeline ADC
  • 10/8-bit 2 MSPS SAR ADC with differential 8:1 input mux
  • 12-bit 160 MSPS Current Steering IQDAC
  • 11-bit 20 MSPS General Purpose DAC

These IP products offer a highly flexible analog interface that simplifies the connection between the digital SoC and the RFIC or other transceivers, eliminating the need for external components. These elements help designers reduce silicon costs and significantly simplify the integration of the IP into a SoC.

“By working closely with SMIC to make the DesignWare Data Converter IP available in SMIC’s 65-nanometer low leakage process, we continue to provide designers with the optimized IP they need for their specific applications in their required foundry processes,” said John Koeter, senior vice president of marketing for IP and Systems at Synopsys. “Achieving first-pass silicon success with our data converter IP demonstrates the robustness of Synopsys’ design and verification processes as well as the scalability of the architectures, enabling designers using advanced process technologies to lower their integration risk and meet their time-to-market schedules.”

Availability

The DesignWare Data Converter IP for SMIC 65-nm LL process is available now. DesignWare Data Converter IP in 180-to-40-nm is also available for a range of leading edge technology processes. For more information on DesignWare Data Converter IP, please visit: http://www.synopsys.com/dataconverter

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controllers, PHY and Verification IP for widely used protocols, analog IP, embedded memories, logic libraries, embedded test & repair IP, audio post-processing software and configurable processor cores. In addition, Synopsys offers SystemC transaction-level models to build virtual prototypes for rapid, pre-silicon development of software. With a robust IP development methodology, reuse tools, extensive investment in quality and comprehensive technical support, Synopsys enables designers to accelerate time-to-market and reduce integration risk. For more information on DesignWare IP, visit: http://www.synopsys.com/designware. Follow us on Twitter at http://twitter.com/designware_ip.

About Synopsys

Synopsys, Inc. (Nasdaq:SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys’ comprehensive, integrated  portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has approximately 70 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 24, 2024
Going to the supermarket? If so, you need to watch this video on 'Why the Other Line is Likely to Move Faster' (a.k.a. 'Queuing Theory for the Holiday Season')....

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
46,571 views