industry news
Subscribe Now

48th Design Automation Conference Creates “Cool WIP” Initiative

LOUISVILLE, Colo. – Feb. 16, 2011 – The Design Automation Conference (DAC), the premier conference devoted to design and design automation of electronic systems (EDA), has created a Work-in-Progress (WIP) interactive track at DAC 2011 to allow participants an opportunity to present and discuss current work and early results. Accepted WIP submissions will be presented at an interactive poster session open to the DAC community. The 48th DAC will be held at the San Diego Convention Center in San Diego, California, from June 5-10, 2011.

A WIP submission must clearly specify a technical problem, outline a solution, and provide some early results. WIP submissions will be reviewed by DAC’s prestigious Technical Program Committee, consisting of 80 academic and industry experts in the field. Authors of accepted WIP submissions will have the option of placing a 100-word summary on the DAC web site. DAC organizers have dubbed this initiative “Cool WIP.”

“Cool WIP provides researchers an opportunity to present work in the early formative stages,” said Soha Hassoun, DAC’s technical program co-chair. “Our aim with this new track is to give authors a chance for early feedback on their work, and to provide the community with an interactive event that facilitates networking among attendees.”

WIP submissions must be received no later than 5 PM, MST, Friday, March 1, 2011. The WIP submission form and guidelines are available at http://www.dac.com.

About DAC 

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging EDA, embedded systems, silicon, intellectual property (IP) and design services providers. . The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic Design Automation Consortium (EDA Consortium), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM’s Special Interest Group on Design Automation (ACM SIGDA).

Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
37,620 views