industry news
Subscribe Now

Verific Joins Cadence Connections Program

ALAMEDA, CALIF. –– October 20, 2010 –– Verific Design Automation, supplier of de facto standard SystemVerilog and VHDL front-end software to the electronic design automation (EDA) and semiconductor community, announced today that it has become a member of the Cadence Design Systems Connections® program. 

Cadence®  Connections is a program that enables interoperability between EDA software.  As a member of this program, Verific has access to Cadence software and support to ensure SystemVerilog and VHDL interoperability between Cadence products and the EDA tools that incorporate Verific’s front ends.

“Teaming with innovative technology companies such as Verific is a key to Cadence delivering on the promise of the EDA360 vision,” said Tom Anderson, product marketing group director at Cadence.  “We’re pleased to welcome Verific to Connections and look forward to working with them on common interpretation of standard languages.”

Verific will calibrate its software, the front end to a variety of Field Programmable Gate Array (FPGA) and EDA tools for synthesis, simulation, debug, test and verification applications, to the Cadence tool flow.  Verific’s software is distributed as C++ source code and compiles on all 32- and 64-bit Unix, Linux, and Windows operating systems.  Licenses come with support and maintenance.

“Joining the Connections Program is a strategic move for us,” added Michiel Ligthart, Verific’s chief operating officer.  “Interoperability between our SystemVerilog and VHDL front ends and Cadence’s tool flow will offer design teams an unobstructed path to implementation and, most important, more accurate designs.”

About Verific Design Automation

Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard SystemVerilog, Verilog and VHDL front-end software.  Verific’s software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies.  Corporate headquarters is located at:  1516 Oak Street, Suite 115, Alameda, Calif.  94501.  Telephone:  (510) 522-1555.  Facsimile number:  (510) 522-1553.  Email:  info@verific.com.  Website:  www.verific.com.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 20, 2024
Do you think the proton is formed from three quarks? Think again. It may be made from five, two of which are heavier than the proton itself!...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

High Voltage Intelligent Battery Shunt
Sponsored by Mouser Electronics and Vishay
In this episode of Chalk Talk, Scott Blackburn from Vishay and Amelia Dalton explore the what, where, and how of intelligent battery shunts. They also examine the key functions of battery management systems, the electrical characteristics of high voltage intelligent battery shunts and how you can get started using a high voltage intelligent battery shunt for your next design.
Dec 4, 2024
15,586 views