industry news
Subscribe Now

Open-Silicon, MIPS Technologies, and Dolphin Technology Achieve ASIC CPU Performance of Over 2.4GHz in TSMC 40nm

MILPITAS, SUNNYVALE and SAN JOSE, Calif. – September 21, 2010: Open-Silicon, Inc., MIPS Technologies, Inc. (NASDAQ: MIPS), and Dolphin Technology today announced the successful tapeout of a high-performance ASIC processor at over 2.4GHz under typical conditions.  This achievement, as measured in timing closure against TSMC reference flow signoff conditions, will make this one of the highest frequency ASIC processors ever built, highlighting the companies’ industry-leading technologies for building high-performance processor-based systems.  This high-performance ASIC processor is a follow-on test chip to the 65nm, 1.1GHz test chip announced by Open-Silicon and MIPS Technologies at the end of last year.

The device contains a MIPS32® 74Kf™ processor core, a superscalar, out-of-order (OoO) CPU with high-performance integrated Floating-Point-Unit (FPU), DSP Extensions, 32K L1 Instruction & 32K L1 Data Cache memories and on-chip 8K PDtrace™ memory buffer.  The MIPS32 74K® core is a fully synthesizable, licensable IP core with a 15-stage pipeline for achieving maximum frequencies, and is widely used in high-end digital consumer devices, set-top boxes, and home networking solutions. As with the prior 65nm generation design, RTL design was done by MIPS Technologies, and implementation using the Dolphin memories was done by Open-Silicon.  TSMC is fabricating the device using its CyberShuttle™ prototyping program. 

To maximize the performance, Open-Silicon utilized its CoreMAX™ technology for design-specific library augmentation.  For this design, 159 new LVt cells, 147 RVt, and 147 HVt cells were created by Open-Silicon to specifically optimize the critical paths inside the MIPS 74Kf core and FPU.  Other advanced physical design techniques included Open-Silicon’s experienced processor floorplanning, clock tree synthesis using useful skew, and timing-driven placement optimization. Cadence® EDA layout tools were used for physical design.

“The collaboration between Open-Silicon, MIPS Technologies and Dolphin Technology to develop one of the fastest ASIC processors ever built has proven our combined design capabilities and the strength of the model,” said Dr. Naveed Sherwani, CEO and president of Open-Silicon.  “Processor performance optimization is a key requirement for next generation derivative SoCs and ASICs.  We continue to invest in our processor design capabilities, including the MAX Technologies, to provide customers with the best possible custom silicon.”

“Our 74K cores, which are widely licensed for applications in the digital home, broadband, and wireless networking markets, provide the only licensable CPU IP cores with a 15-stage pipeline, and offer the highest single-core performance in our current portfolio,” said Sandeep Vij, CEO and president of MIPS Technologies. “The 74K core was an ideal candidate to demonstrate top-end performance on a 40nm test chip. We’re pleased that we were able to achieve over 2.4 GHz in our joint effort with Open-Silicon and Dolphin, and believe this achievement compares favorably with frequency results seen on other IP in 40nm, and even 28nm processes.”

“Dolphin Technology, a leading provider of Silicon IP for over 16 years, continually strives to help our partners and customers surpass their design targets,” said Mo Tamjidi, CEO, Dolphin Technology. “Achieving breakthrough performance at over 2.4 GHz in 40nm demonstrates the extensive experience of the teams at Dolphin, MIPS and Open-Silicon.”

About Open-Silicon, Inc.

 Open-Silicon, Inc. is a leading semiconductor company focused on SoC realization for traditional ASIC, develop-to-spec, and derivative ICs. Open-Silicon’s OpenModel brings together Open-Silicon’s engineering technology and high-quality manufacturing services with one of the broadest partner ecosystems for IC development, spanning IC design, open market IP integration, wafer fabrication, and assembly/test services. Open-Silicon received the Global Semiconductor Alliance (GSA) award for Most Respected Private Semiconductor Company in 2008 and 2009. For more information, visit Open-Silicon’s website at www.open-silicon.com or call 408-240-5700.

About MIPS Technologies, Inc.

MIPS Technologies, Inc. (NASDAQ: MIPS) is a leading provider of industry-standard processor architectures and cores that power some of the world’s most popular products for the home entertainment, communications, networking and portable multimedia markets. These include broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Sunnyvale, California, with offices worldwide. For more information, contact (408) 530-5000 or visit www.mips.com.

About Dolphin Technology, Inc. 

Dolphin Technology, Inc., is a leading provider of high performance Semiconductor Intellectual Property (SIP) blocks that include embedded memory and memory compiler products, high performance and standard IOs and high performance standard cell libraries. 
Advanced design technology incorporated into Dolphin’s SIP blocks enable SoC (System on Chip) designs to achieve faster clock rates, smaller die size and reduced manufacturing cost. For more information about Dolphin and its products, please visit (www.dolphin-ic.com).

CoreMAX is a trademark of Open-Silicon, Inc. MIPS, MIPS32 and 74K are trademarks or registered trademarks in the United States and other countries of MIPS Technologies, Inc.  All other trademarks referred to herein are the property of their respective owners. 

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 20, 2024
Do you think the proton is formed from three quarks? Think again. It may be made from five, two of which are heavier than the proton itself!...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
107,789 views