industry news
Subscribe Now

JTAG Technologies New Express Boundary-Scan Controller

STEVENSVILLE, MD–(Marketwire – September 29, 2009) – JTAG Technologies, a leading provider of IEEE Std. 1149.1 solutions for testing and programming high-density PCBs, announces a further extension of its line of high-performance boundary-scan IEEE Std. 1149.1 controllers. Known as the DataBlaster JT 37×7/PCIe, the new unit offers support for the now popular PCI-express slot format found extensively in today’s PCs. The PCIe bus is a high-speed serial replacement of the older parallel PCI bus.

In line with industry demands, the new boundary-scan controller satisfies the burgeoning requirements for high speed In-System Programming (ISP) of flash memories and CPLDs and complex digital circuit testing. The new DataBlaster JT 37×7/PCIe offers the user sustained test clock speeds of up to 40MHz by use of JTAG Technologies proprietary ETT™ (Enhanced Throughput Technology) system and features a flash image buffer memory which may be expanded to 128 Mbits.

Supplied with the complementary QuadPOD™, also from JTAG Technologies, the new DataBlaster/PCIe offers four synchronized TAPs (Test Access Ports) able to support multi-TAP test targets (UUT’s) or gang programming of four single TAP targets. QuadPOD™ is ‘low-voltage ready’ and the advanced technology also allows maximum test speeds at the target by incorporating high-speed signal conditioning, logic threshold adjustments and cable delay compensations in a compact, remote, extension module.

The scalable DataBlaster JT 37×7/PCIe range starts with the low-cost entry model JT 3707/PCIe, ideal for high-speed 40MHz test applications and in-system PLD programming. Companion models JT 3717/PCIe and JT 3727/PCIe, optionally fitted with an ETT™ module for flash ISP, support high-throughput flash programming as well as test and PLD programming. The flexible nature of ETT™ allows it to support memories with various data-bus widths from 1-bit to 64Kbit.

DataBlaster PCIe units are fully compatible with all revisions of JTAG Technologies test and ISP tools, such as JTAG ProVision and the former ‘Classic’ family of development and run-time packages. The JT 37×7/PCIe is available now.

About JTAG Technologies
JTAG Technologies is a market leader and technology innovator of boundary-scan software and hardware products and services, focusing on the development of boundary-scan technology. It was the first to bring to the market such important advances as automated test generation, automated flash and PLD programming via boundary-scan, and visualized boundary-scan analysis. Its customers include world leaders in electronics design and manufacturing such as Alcatel-Lucent, Ericsson, Flextronics, Honeywell, Medtronic, Motorola, Nokia, Philips, Raytheon, Rockwell-Collins, Samsung, and Sony. Its innovative boundary-scan products provide test development, test execution, coverage analysis and in-system programming applications. With an installed base of over 6,000 systems worldwide, JTAG Technologies serves the communications, medical electronics, avionics, defense, automotive, and consumer industries with offices throughout North America, Europe and Asia. JTAG Technologies headquarters are located in Eindhoven, The Netherlands.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 20, 2024
Do you think the proton is formed from three quarks? Think again. It may be made from five, two of which are heavier than the proton itself!...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
107,789 views