fish fry
Subscribe Now

Adventures in Verification Land

Rolling the Dice and Spinning the Wheel

Take two steps forward and three steps back. Not all parts of our design process are created equal. In this week’s Fish Fry, we examine one of the most painful, frightening, and frustrating parts of our design process – verification. My first guest is Tom Anderson (Breker Verification Systems), and we chat about formal verification, what Breker’s new verification technology TrekSoC-Si is all about, and where you can the best vinyl in Silicon Valley. Then, continuing the formal V theme – we go to Vigyan Singhal, CEO of Oski Technology. Vigyan and I dive into the details of the “Decoding Formal Club.” The first rule of “Decoding Formal Club”? Well, we’re gonna break that one right here. Vigyan also reveals the secret behind the name “Oski”. Also this week, I investigate how Netflix is looking to read your thoughts with a little help from Amazon’s Cloud services. Better put on that foil hat!


 

Listen to this episode

Download this episode (right click and save)

Links for February 21, 2014

More information about Breker Verification Systems

More information about Oski

Netflix is building an artificial brain using Amazon’s Cloud

Netflix Blog – Distributed Neural Networks with GPUs in the AWS Cloud


Leave a Reply

featured blogs
Nov 12, 2024
The release of Matter 1.4 brings feature updates like long idle time, Matter-certified HRAP devices, improved ecosystem support, and new Matter device types....
Nov 13, 2024
Implementing the classic 'hand coming out of bowl' when you can see there's no one under the table is very tempting'¦...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Shift Left Block/Chip Design with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for run time improvement.
Jun 18, 2024
37,326 views