FPGA
Subscribe Now

Lattice Semiconductor’s Nexus 2 platform brings significant performance benefits to low-end FPGAs

While Altera and AMD continue to hammer away at the higher end of the FPGA spectrum – for example, see “AMD ups the ante in the RF-enabled FPGA poker game with the Versal RF family” – Lattice Semiconductor’s recent introduction of the Nexus 2 FPGA platform reconfirms the company’s commitment to smaller FPGA devices. Although the Nexus 2 platform employs … Read More → "Lattice Semiconductor’s Nexus 2 platform brings significant performance benefits to low-end FPGAs"

AMD ups the ante in the RF-enabled FPGA poker game with the Versal RF family

AMD has made another play in the poker game for RF-capable FPGAs against Altera. AMD’s opening ante, actually Xilinx’s opening ante, was the introduction in early 2017 of the first RFSoC, based on the existing Zynq UltraScale+ SoC. Altera’s counter, in late 2022 back when Altera was still Intel, was to introduce the Agilex 9 Direct-RF series of FPGAs. The two companies have taken different manufacturing approaches … Read More → "AMD ups the ante in the RF-enabled FPGA poker game with the Versal RF family"

From Concept to Programmable Logic Prototype in Minutes

My poor old noggin is currently buzzing with ideas for things I could do with the new line of programmable devices that were recently introduced by the guys and gals at Texas Instruments.

As usual, of course, in addition to these new devices themselves, myriad ancillary thoughts are currently cavorting around my cranium.

Let’s start with Read More → "From Concept to Programmable Logic Prototype in Minutes"

AMD Tweaks Versal Premium FPGAs to Produce Next-Generation Devices

AMD has announced the eventual appearance of 2nd-Generation Versal Premium FPGAs. Plans for this new generation include four devices with 643,456 to 1.5 million LUTs and 3332 to 7616 DSP blocks. Most of the logic fabric inside these 2nd-generation devices remains architecturally unchanged from the first generation, but there’s been an emphasis on more DSPs and … Read More → "AMD Tweaks Versal Premium FPGAs to Produce Next-Generation Devices"

January 17, 2025
January 13, 2025
December 13, 2024
November 18, 2024
November 12, 2024
October 22, 2024
October 18, 2024
October 15, 2024
September 18, 2024
September 16, 2024
September 12, 2024
July 23, 2024
June 27, 2024
June 24, 2024
June 19, 2024
June 7, 2024
May 8, 2024
May 7, 2024
May 2, 2024
April 22, 2024
April 9, 2024
March 26, 2024
March 18, 2024
March 6, 2024
featured blogs
Jan 22, 2025
Shouldn't Matter mean I can eliminate all my other smart home apps? Almost. When it comes to smart home apps, review what device types might need an app....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...
chalk talks
FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes – Siemens  FPGA-based prototyping is an essential tool for any SoC and digital chip design and verification. In this episode of Chalk Talk, Juergen Jaeger from Siemens and Amelia Dalton explore the multitude of benefits of the Veloce proFPGA CS platform from Siemens. They also investigate the debug capabilities, software prototyping and scalable hardware of this … Read More → "FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes – Siemens"
ForgeFPGA™: Low Density FPGA Solutions from Renesas — Renesas and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Matthew Leonard from Renesas explore the benefits that ForgeFPGAs, low density FPGA solutions from Renesas, bring to a variety of applications including computing and storage, wearables, consumer electronics and more. They also investigate the LUT structure of these low density FPGAs, how these solutions can … Read More → "ForgeFPGA™: Low Density FPGA Solutions from Renesas — Renesas and Mouser Electronics"
Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys  The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology … Read More → "Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys"
FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds — Samtec and Mouser  In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. … Read More → "FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds — Samtec and Mouser"
PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes — Microchip and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications. Click here for more information about Microchip … Read More → "PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes — Microchip and Mouser Electronics"
Shift Left with Calibre — Siemens  In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality. Click here for more … Read More → "Shift Left with Calibre — Siemens"