FPGA
Subscribe Now

From Concept to Programmable Logic Prototype in Minutes

My poor old noggin is currently buzzing with ideas for things I could do with the new line of programmable devices that were recently introduced by the guys and gals at Texas Instruments.

As usual, of course, in addition to these new devices themselves, myriad ancillary thoughts are currently cavorting around my cranium.

Let’s start with Read More → "From Concept to Programmable Logic Prototype in Minutes"

AMD Tweaks Versal Premium FPGAs to Produce Next-Generation Devices

AMD has announced the eventual appearance of 2nd-Generation Versal Premium FPGAs. Plans for this new generation include four devices with 643,456 to 1.5 million LUTs and 3332 to 7616 DSP blocks. Most of the logic fabric inside these 2nd-generation devices remains architecturally unchanged from the first generation, but there’s been an emphasis on more DSPs and … Read More → "AMD Tweaks Versal Premium FPGAs to Produce Next-Generation Devices"

Altera unveils slightly more detail about the Agilex 3 FPGA family a year after announcing it

At Altera’s recent Innovators Day, the company’s CEO Sandra Rivera mostly rehashed the newly freed FPGA company’s goals and plans. She also disclosed just a little more information about the upcoming Agilex 3 FPGA family, slated to become Altera’s low-end offering in the growing Agilex FPGA family of families. In her keynote presentation, Rivera said that the Agilex 3 FPGA family would include devices with 25 … Read More → "Altera unveils slightly more detail about the Agilex 3 FPGA family a year after announcing it"

December 13, 2024
November 18, 2024
November 12, 2024
October 22, 2024
October 18, 2024
October 15, 2024
September 18, 2024
September 16, 2024
September 12, 2024
July 23, 2024
June 27, 2024
June 24, 2024
June 19, 2024
June 7, 2024
May 8, 2024
May 7, 2024
May 2, 2024
April 22, 2024
April 9, 2024
March 26, 2024
March 18, 2024
March 6, 2024
March 5, 2024
February 27, 2024
featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 20, 2024
Do you think the proton is formed from three quarks? Think again. It may be made from five, two of which are heavier than the proton itself!...
chalk talks
ForgeFPGA™: Low Density FPGA Solutions from Renesas — Renesas and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Matthew Leonard from Renesas explore the benefits that ForgeFPGAs, low density FPGA solutions from Renesas, bring to a variety of applications including computing and storage, wearables, consumer electronics and more. They also investigate the LUT structure of these low density FPGAs, how these solutions can … Read More → "ForgeFPGA™: Low Density FPGA Solutions from Renesas — Renesas and Mouser Electronics"
Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys  The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology … Read More → "Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys"
FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds — Samtec and Mouser  In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate the challenges of routing high speed data over lossy PCBs. They also discuss the benefits that Samtec’s Flyover® cable assembly systems bring to data center and embedded designs and how Samtec is furthering innovation with their high speed interconnect solutions. … Read More → "FlyOver® Technology: Twinax FlyOver® System for Next Gen Speeds — Samtec and Mouser"
PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes — Microchip and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Diptesh Nandi from Microchip examine the benefits of PolarFire SoC FPGAs for edge computing applications. They explore how the RISC-V-based Architecture, asymmetrical multi-processing, and Linux-based reference solutions make these SoC FPGAs a game changer for edge computing applications. Click here for more information about Microchip … Read More → "PolarFire® SoC FPGAs: Integrate Linux® in Your Edge Nodes — Microchip and Mouser Electronics"
Shift Left with Calibre — Siemens  In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality. Click here for more … Read More → "Shift Left with Calibre — Siemens"
AI/ML System Architecture Connectivity Solutions — Samtec and Mouser Electronics  In this episode of Chalk Talk, Amelia Dalton and Matthew Burns from Samtec investigate a variety of crucial design considerations for AI and ML designs, the role that AI chipsets play in the development of these systems, and why the right connectivity solution can make all the difference when it comes to your machine … Read More → "AI/ML System Architecture Connectivity Solutions — Samtec and Mouser Electronics"