EDA
Subscribe Now

Wow! AI-Powered “Sketch-on-Napkin” to Embedded Design

I was just thinking about the 1871 book Through the Looking-Glass, and What Alice Found There by mathematician, logician, Anglican deacon, writer, and photographer, the Reverend Charles Lutwidge Dodgson (a.k.a. Lewis Carroll).

Lewis Carroll’s Alice’s Adventures in Wonderland and Through the Looking-Glass continue to influence us today, not just as beloved children’s stories … Read More → "Wow! AI-Powered “Sketch-on-Napkin” to Embedded Design"

Is the world ready for Platypus, Zero ASIC’s open eFPGA IP? CEO Andreas Olofsson is betting that the answer is “Yes”

Embedded FPGA (eFPGA) IP is not new. Several companies including Achronix, Efinix, Flex Logix, Menta, and QuickLogic have been offering FPGA cores for integration into ASICs and SoCs for a while. ASIC designers use eFPGA cores to help future-proof their designs. The eFPGA can be used to patch bugs or add features as needed. These abilities help to avoid a costly and time-consuming re-spin of the … Read More → "Is the world ready for Platypus, Zero ASIC’s open eFPGA IP? CEO Andreas Olofsson is betting that the answer is “Yes”"

Only the Most Epic Embedded Online Conference Ever!

The value of online (virtual) conferences is increasing in leaps and bounds as travel becomes more problematic and time is increasingly at a premium. Some of these events “stand proud in the crowd,” as it were. Allow me to expound, elucidate, and explicate. 

When it comes to embedded space (where no one can hear you scream), the virtual extravaganza on … Read More → "Only the Most Epic Embedded Online Conference Ever!"

June 26, 2025
June 17, 2025
June 10, 2025
June 6, 2025
June 5, 2025
June 3, 2025
May 23, 2025
May 14, 2025
May 12, 2025
May 1, 2025
April 30, 2025
April 29, 2025
April 4, 2025
March 20, 2025
March 17, 2025
March 13, 2025
March 10, 2025
February 24, 2025
February 19, 2025
February 14, 2025
February 10, 2025
February 5, 2025
featured blogs
Jul 11, 2025
Can you help me track down the source of the poem titled 'The African Tigger is Fading Away'?...
chalk talks
Insight Analyzer: Design-Driven Reliability Verification — Siemens  In this episode of Chalk Talk, Matthew Hogan from Siemens and Amelia Dalton explore how Siemens Insight Analyzer can help designers identify and address design-specific potential circuit reliability failure areas. They also examine how Insight Analyzer redefines comprehensive circuit verification and can be a compelling addition to “shift-left” strategy. Click here to download the … Read More → "Insight Analyzer: Design-Driven Reliability Verification — Siemens"
Accelerating Time to Fault Campaign Success with Siemens EDA — Siemens  In this episode of Chalk Talk, Ann Keffer and Robert Serphillips from Siemens and Amelia Dalton explore how the Siemens EDA functional safety platform can guide your team through the complete ISO 26262 lifecycle. They also examine the benefits that the Veloce Fault App brings to automotive IC designs and how you can take … Read More → "Accelerating Time to Fault Campaign Success with Siemens EDA — Siemens"
FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes – Siemens  FPGA-based prototyping is an essential tool for any SoC and digital chip design and verification. In this episode of Chalk Talk, Juergen Jaeger from Siemens and Amelia Dalton explore the multitude of benefits of the Veloce proFPGA CS platform from Siemens. They also investigate the debug capabilities, software prototyping and scalable hardware of this … Read More → "FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes – Siemens"
Calibre DesignEnhancer: Layout Modifications that Improve your Design – Siemens  In this episode of Chalk Talk, Jeff Wilson from Siemens and Amelia Dalton investigate the variety of benefits that the Calibre DesignEnhancer brings to IC design and how this tool suite can be used to find and fix critical design stage issues. They also explore how the Calibre DesignEnhancer can Identify and resolve issues … Read More → "Calibre DesignEnhancer: Layout Modifications that Improve your Design – Siemens"
Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys  The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology … Read More → "Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys"
Accelerating Tapeouts with Synopsys Cloud and AI — Synopsys  In this episode of Chalk Talk, Amelia Dalton and Vikram Bhatia from Synopsys explore how you can accelerate your next tapeout with Synopsys Cloud and AI. They also discuss new enhancements and customer use cases that leverage AI with hybrid cloud deployment scenarios, and how this platform can help CAD managers and engineers reduce … Read More → "Accelerating Tapeouts with Synopsys Cloud and AI — Synopsys"