EDA
Subscribe Now

DVCon 2025: Everything You Want to Learn about Design and Verification

In this week’s Fish Fry podcast, I discuss design and verification with Tom Fitzpatrick – General Chair of DVCon 2025. Tom and I explore this year’s expo and conference, the motivation behind the creation of the second DVCon keynote, the details of the Poster Warrior session and why Tom is especially excited about this year’s conference. I also check out new magnetic microrobots developed by … Read More → "DVCon 2025: Everything You Want to Learn about Design and Verification"

Predictions for Multi-Die System Designs in 2025

There’s a famous saying along the lines of, “Predicting things is difficult, especially about the future.” This quote has been attributed to many people, including Mark Twain, Niels Bohr, and Yogi Berra. In Yogi’s case, however, it’s usually phrased as, “It’s tough to make predictions, especially about the future.”

I know that when I staggered into the current millennium, … Read More → "Predictions for Multi-Die System Designs in 2025"

From Concept to Programmable Logic Prototype in Minutes

My poor old noggin is currently buzzing with ideas for things I could do with the new line of programmable devices that were recently introduced by the guys and gals at Texas Instruments.

As usual, of course, in addition to these new devices themselves, myriad ancillary thoughts are currently cavorting around my cranium.

Let’s start with Read More → "From Concept to Programmable Logic Prototype in Minutes"

From Thought to Circuit in Record Time with AI

Thus far, if the truth be told, I’ve had mixed experiences with large language models (LLMs) and generative artificial intelligence (GenAI) as personified by ChatGPT. I started, as many people do, by asking ChatGPT questions about things I knew nothing about, receiving responses that appeared to be reasonably impressive.

The reason for my emphasizing the word “appeared” in the previous … Read More → "From Thought to Circuit in Record Time with AI"

March 20, 2025
March 17, 2025
March 13, 2025
March 10, 2025
February 24, 2025
February 19, 2025
February 14, 2025
February 10, 2025
February 5, 2025
January 21, 2025
January 17, 2025
December 2, 2024
November 22, 2024
November 21, 2024
October 9, 2024
September 26, 2024
September 24, 2024
September 17, 2024
September 12, 2024
September 11, 2024
August 30, 2024
August 2, 2024
featured blogs
Mar 20, 2025
I just started reading Elegant Universe by Brian Greene, and my mind has been well and truly boggled....
chalk talks
FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes – Siemens  FPGA-based prototyping is an essential tool for any SoC and digital chip design and verification. In this episode of Chalk Talk, Juergen Jaeger from Siemens and Amelia Dalton explore the multitude of benefits of the Veloce proFPGA CS platform from Siemens. They also investigate the debug capabilities, software prototyping and scalable hardware of this … Read More → "FPGA-based Prototyping with the Latest High-Capacity FPGA Enables New Use Modes – Siemens"
Calibre DesignEnhancer: Layout Modifications that Improve your Design – Siemens  In this episode of Chalk Talk, Jeff Wilson from Siemens and Amelia Dalton investigate the variety of benefits that the Calibre DesignEnhancer brings to IC design and how this tool suite can be used to find and fix critical design stage issues. They also explore how the Calibre DesignEnhancer can Identify and resolve issues … Read More → "Calibre DesignEnhancer: Layout Modifications that Improve your Design – Siemens"
Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys  The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology … Read More → "Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff – Synopsys"
Accelerating Tapeouts with Synopsys Cloud and AI — Synopsys  In this episode of Chalk Talk, Amelia Dalton and Vikram Bhatia from Synopsys explore how you can accelerate your next tapeout with Synopsys Cloud and AI. They also discuss new enhancements and customer use cases that leverage AI with hybrid cloud deployment scenarios, and how this platform can help CAD managers and engineers reduce … Read More → "Accelerating Tapeouts with Synopsys Cloud and AI — Synopsys"
Shift Left Block/Chip Design with Calibre — Siemens EDA   In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens EDA explore the multitude of benefits that shifting left with Calibre can bring to chip and block design. They investigate how Calibre can impact DRC verification, early design error debug, and optimize the configuration and management of multiple jobs for … Read More → "Shift Left Block/Chip Design with Calibre — Siemens EDA"
SLM Silicon.da Introduction — Synopsys  In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform … Read More → "SLM Silicon.da Introduction — Synopsys"