editor's blog
Subscribe Now

Veridae Proliferates

Last fall we took a look at Veridae’s Clarus debug tool. At the time, it was positioned to handle SoCs and FPGAs, including multi-FPGA prototype boards.

So when they announced their Corus product at ESC, intended to cover FPGAs, I was confused. To be clear, I’m often confused, and I figured it was just me. But in talking more with Veridae, I found this to be one time when my brain wasn’t taking unpaid time off.

Having spent a lot of years marketing technology, I know from personal experience that’s it’s all too easy to do just that: market technology. And, when you’re a new company, you start talking to prospects and realize that different users have different needs that could be served by what is one technology foundation. So rather than marketing one product that reflects the technology, you end up dividing the job up, crafting different solutions for the different needs, even if they share a lot of code.

Well, that’s what happened with Veridae. The Clarus brief has been reduced: it is now positioned for SoC post-silicon debug. And the new Corus product focuses on FPGAs.

More details in their press release

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Dec 20, 2024
Do you think the proton is formed from three quarks? Think again. It may be made from five, two of which are heavier than the proton itself!...

featured video

Introducing FPGAi – Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Altera’s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
107,789 views