editor's blog
Subscribe Now

Tektronix Moves Further Into the Chip

We were keeping track of Veridae as they came onto the scene with their debug technology, starting with Clarus, adding Corus, and Certus (even as their strategy and branding were morphing based on customer input). And then Tektronix swooped them up.

I talked with Tek’s TMM Mike Juliana about the new Embedded Instrumentation Group that formed as a result of the acquisition. It includes the engineers that had been working at Veridae, and they’re still located in Vancouver, BC (although commercialization is now done in Southern California).

Their focus is to provide non-invasive ways of providing visibility inside chips, across chips, across busses, and across clock domains. The idea of non-invasive (or non-intrusive) is to violate the Heisenberg uncertainty principle: you don’t want your observation to alter the results. In particular, performance shouldn’t change (which we all know can happen merely by adding a probe).

The products directions that they’re taking therefore fall into four categories:

–          Inside the chip (that is, the Veridae stuff)

–          Parallel busses

–          Serial busses or links

–          Software

The first three are in place today (we’ll look at a serial box in a few days). Even though they may all need to be used together, for now, the three don’t cohabitate in a single box: they’re separate units that collaborate by cross-triggering each other.

The software element is a future consideration.

Leave a Reply

featured blogs
May 2, 2025
I can safely say that I've never seen a wheeled-legged robot that can handle rugged terrains, muddy wetlands, and debris-strewn ruins like this...

featured paper

How Google and Intel use Calibre DesignEnhancer to reduce IR drop and improve reliability

Sponsored by Siemens Digital Industries Software

Through real-world examples from Intel and Google, we highlight how Calibre’s DesignEnhancer maximizes layout modifications while ensuring DRC compliance.

Click here for more information

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
234,628 views