editor's blog
Subscribe Now

Sensor Conditioning Options

One of the big challenges of MEMS sensor development is the fact that the raw sensor signals need to be conditioned before being read and acted on. This is done in the “ASIC” that ordinarily accompanies the sensor, typically on a separate die and co-packaged with the sensor (unless done on the same chip in a CMOS-friendly MEMS process). A well-known sensor design challenge is the fact that the ASIC has to be designed alongside the sensor, but that, until tools become more accurate, the actual sensor output isn’t known until the sensor has been built (and perhaps after a couple of design spins); that makes it very hard to co-design the ASIC and build it in parallel with the sensor.

Sensors are inherently analog devices, so it takes an analog front end to condition those signals – or at least convert them to digital for further digital processing. If you have a plain sensor with analog outputs and no encapsulated ASIC, then you have to build your own analog conditioning circuit.

Two companies are providing programmable conditioning circuits to avoid both the serial ASIC design issue and the need to build a discrete analog conditioning circuit. They allow a system designer to adjust the tuning of the conditioning network on the target board. This obviously has benefits over doing the manual circuit by hand, and it also means that any effect that the mounting or location of the sensor might have on the sensor output can be factored into the conditioning. Of course, as compared to a sensor with a co-packaged ASIC, it’s an additional chip and work.

Both Si-Ware and Renesas have such chips, Renesas’ recently announced. Si-Ware announced early last summer an actual development platform, the SWS61111, that features their own ASIC chip, the SWS1110. There’s also an FPGA on the board; the system allows a designer to determine the optimal conditioning configuration and then burn it into the ASIC, which has e-fuses for storing a one-time-programmable (OTP) setting.

Meanwhile, Renesas has announced its Smart Analog configurable conditioning circuit. It comes with its own graphic tool to enable tuning without requiring that you be an analog expert. There are two versions: one that it is intended to be paired with a microcontroller, and one that has the microcontroller co-packaged with the Smart Analog part. In both cases, the Smart Analog settings are stored in the microcontroller’s NVM.

You can find more in the earlier Si-Ware release or the more recent Renesas release.

Leave a Reply

featured blogs
Jul 1, 2025
I don't know which of these videos is better: humans playing games with water pixels or robots playing games....

Libby's Lab

Libby's Lab - Scopes out Littelfuse C&K Aerospace AeroSplice Connectors

Sponsored by Mouser Electronics and Littelfuse

Join Libby and Demo in this episode of “Libby’s Lab” as they explore the Littelfuse C&K Aerospace Aerosplice Connectors, available at Mouser.com! These connectors are ideal for high-reliability easy-to-use wire-to-wire connections in aerospace applications. Keep your circuits charged and your ideas sparking!

Click here for more information

featured paper

Maximize Power Efficiency in Embedded Applications with Agilex™ 5 E-Series FPGAs and SoCs Memory Solutions

Sponsored by Altera

Learn how Altera Agilex™ 5 FPGAs and SoCs deliver up to 1.9× lower system power than Zynq UltraScale+ without sacrificing performance. This white paper dives into real benchmark data, memory interface efficiency, and architectural advantages that make Agilex 5 the smart choice for embedded, vision, and AI edge applications. Optimize for power, performance, and design simplicity.

Click to read more

featured chalk talk

USB’s Renaissance: Overcoming Stagnation with 10 & 20 Gbps Innovation
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Jimmy Chou from Infineon and Amelia Dalton explore the challenges of USB design and how Infineon is furthering innovation with the EZ-USB FX10. They also investigate the high bandwidth data subsystem, the high bandwidth data interface and the robust security features included in this solution.
Jul 3, 2025
1,166 views