editor's blog
Subscribe Now

Pressing Vinyl (Or Something Similar)

You’d think a complete new technology for patterning silicon would merit a long, involved story. And yet it’s just not that complicated. (Easy for me to say…) One of the up-and-coming lithography processes under development is called “nanoimprint lithography” (NIL). It might be hard to imagine that this would work, but, just like it sounds, it involves taking a master “stamp” and impressing it into a liquid resist.

You then harden the resist with some exposure to UV light and release the master. The pattern on the wafer can then direct further more standard processing.

The crazy thing about this is that nanometer-scale features can print using a printer for stickers. You’d think that the liquid might have trouble conforming to such miniscule hollows in the template. And some of the issues you might think could arise – like parts of the pattern slumping or collapsing after the template is removed – truly are issues that are being studied and addressed.

Right now, researchers are working in the 26-nm realm (according to presentations at SPIE Litho), but they are trying to use the same process as HGST used for their hard drive project – creating working templates from a master template. Quality is still a challenge for those working templates, making this most suitable for applications having large-scale repeated features for which redundancy can be provided for repair.

The presenter from Dai Nippon Printing said that full production is targeted for two years out. We’ll continue to track it… If you get the SPIE Litho proceedings, you can find more in paper 8680-2.

Leave a Reply

featured blogs
Dec 19, 2024
Explore Concurrent Multiprotocol and examine the distinctions between CMP single channel, CMP with concurrent listening, and CMP with BLE Dynamic Multiprotocol....
Jan 10, 2025
Most of us think we know something about quantum computing, right until someone else asks us to explain it to them'¦...

featured chalk talk

Vector Funnel Methodology for Power Analysis from Emulation to RTL to Signoff
Sponsored by Synopsys
The shift left methodology can help lower power throughout the electronic design cycle. In this episode of Chalk Talk, William Ruby from Synopsys and Amelia Dalton explore the biggest energy efficiency design challenges facing engineers today, how Synopsys can help solve a variety of energy efficiency design challenges and how the shift left methodology can enable consistent power efficiency and power reduction.
Jul 29, 2024
107,789 views