editor's blog
Subscribe Now

Multicore and Concurrency

In this week’s multicore automation article, we talked about multicore and we talked about concurrency. It’s easy to conflate these two concepts, so an important distinction should be drawn. The terminology isn’t particularly precise here, but the notions are.

“Multicore” typically refers to a computing platform. The number associated with it is the number of cores available for running a program. This number is completely independent of the program being run (although for embedded systems, it may have been designed with a specific program in mind).

“Concurrency” is a property of a program. It reflects how easy it is to pull apart and parallelize. It has nothing to do with a computing platform. A given algorithm can be designed with more or less opportunity for concurrency.

In a perfect world, the multicore structure matches the concurrency of the program being run. In the real world, a given program may need to be made to work on a number of different platforms. The more concurrency opportunities there are in a program, the more it can be optimized for different multicore platforms. If it’s really only possible to split a program in two, then a four-core platform will be no better than a two-core platform.

For this reason, it can be beneficial to optimize your program for as much concurrency as possible so that it can be partitioned in many different ways over many different platforms.

Leave a Reply

featured blogs
May 6, 2026
Hollywood has struck gold with The Lord of the Rings and Dune'”so which sci-fi and fantasy books should filmmakers tackle next?...

featured paper

Quickly and accurately identify inter-domain leakage issues in IC designs

Sponsored by Siemens Digital Industries Software

Power domain leakage is a major IC reliability issue, often missed by traditional tools. This white paper describes challenges of identifying leakage, types of false results, and presents Siemens EDA’s Insight Analyzer. The tool proactively finds true leakage paths, filters out false positives, and helps circuit designers quickly fix risks—enabling more robust, reliable chip designs. With detailed, context-aware analysis, designers save time and improve silicon quality.

Click to read more

featured chalk talk

Designing Scalable IoT Mesh Networks with Digi XBee® for Wi-SUN
Sponsored by Mouser Electronics and Digi and Silicon Labs
In this episode of Chalk Talk, Quinn Jones from Digi, Chad Steider from Silicon Labs and Amelia Dalton explore how Wi-SUN Micro-Mesh can reduce cost and simplify deployment for your next IoT mesh network. They also investigate the benefits that Digi XBee solutions bring to these types of networks and how you can jump start your next IoT mesh network design with Silicon Labs and Digi.
May 4, 2026
9,663 views