editor's blog
Subscribe Now

Comparing Oscillator Temp Compensation

MEMS oscillators are making a serious challenge to quartz these days. We looked at Sand 9’s approach recently, but as I thumbed back through other recent announcements, I came back across one that, in retrospect, had some relevant bits to discuss.

Silicon Labs’ earlier announcement focused on the CMOS+MEMS aspect of their work. At the time, I didn’t see anything I could add to the discussion, so I let the announcement stand on its own. But in light of some of the issues I covered in Sand 9’s release, I thought there were some things to come back to on the Silicon Labs story – some of which weren’t immediately apparent in their release.

This relates to temperature compensation, which seems to be the number one concern with these devices. Yes, everyone tries to compensate with circuitry, but if you can minimize the raw temperature effects, then the compensation is easier.

We looked at the stack that Sand 9 built to do this – silicon and oxide having opposing temperature coefficients and therefore physically compensating for each other. Well, Silicon Labs does something similar but not identical.

They use SiGe as the active material for the resonator, but they back it with SiO2, which again opposes the temperature characteristics of the SiGe.

The other subtlety here relates to the CMOS processing aspect, although again, it seems to be two different ways of accomplishing the same thing. Sand 9 discussed how having the compensation ASIC in the same package was important so that the ASIC was experiencing the same temperature as the sensor it was compensating.

With the Silicon Labs approach, this happens as a direct result of combining MEMS and CMOS on the same die: The compensation circuitry isn’t just next to the sensor; it’s on the same die as the sensor. So again, it experiences the same temperatures as the sensor. It’s probably even closer, although at some point, if you start arguing about hot spots on the actual die, you could question whether mere monolithic integration guarantees better compensation. It depends on where things are on the die and how “hot” the circuits are. So it remains to be proven whether monolithic compensation is practically any more effective than a well-engineered die-by-die solution.

You can find more on Silicon Labs’ process here.

Leave a Reply

featured blogs
Nov 22, 2024
We're providing every session and keynote from Works With 2024 on-demand. It's the only place wireless IoT developers can access hands-on training for free....
Nov 22, 2024
I just saw a video on YouTube'Ā”it's a few very funny minutes from a show by an engineer who transitioned into being a comedian...

featured video

Introducing FPGAi ā€“ Innovations Unlocked by AI-enabled FPGAs

Sponsored by Intel

Altera Innovators Day presentation by Ilya Ganusov showing the advantages of FPGAs for implementing AI-based Systems. See additional videos on AI and other Altera Innovators Day in Alteraā€™s YouTube channel playlists.

Learn more about FPGAs for Artificial Intelligence here

featured paper

Quantized Neural Networks for FPGA Inference

Sponsored by Intel

Implementing a low precision network in FPGA hardware for efficient inferencing provides numerous advantages when it comes to meeting demanding specifications. The increased flexibility allows optimization of throughput, overall power consumption, resource usage, device size, TOPs/watt, and deterministic latency. These are important benefits where scaling and efficiency are inherent requirements of the application.

Click to read more

featured chalk talk

Infineon and Mouser introduction to Reliable Solid State Isolators
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Callen Jr. from Infineon explore trends in solid state isolator and relay solutions, the benefits that Infineonā€™s SSI solutions bring to the table, and how you can get started using these solutions for your next design.Ā 
May 28, 2024
36,501 views