A couple months back we looked at Mentor’s approach to testing 3D ICs. Cadence and Imec have recently announced an automated solution for testing 3D ICs. Their methodology accounts for various stages of assembly and test, including pre-bond, mid-bond, post-bond, and post-packaging, providing “test wrappers” for each of these. Insertion of these wrappers into the chip design is claimed to take less than 0.2% additional die area.
More info in their release…
 Need Faster VNX+ Development? Elma Just Built the First Lab Platform for ItSponsored by Elma Electronic Struggling to evaluate VNX+ modules or build early prototypes? Elma Electronic’s new 3-slot FlexVNX+ dev chassis streamlines bring-up, testing, and system integration for VNX+ payload cards—SOSA-aligned, lab-ready, and built for fast time-to-market. |
